----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1322/#review3343 -----------------------------------------------------------
Hi Nilay, I'm a little confused by how this works. Looking at the templates in src/arch/x86/isa/microops/regop.isa, it looks like flag_code gets executed in the execute() method, which seems to me like it would be too late to determine what the instruction's register dependencies are. Can you enlighten me a bit on how this works? Thanks, Steve - Steve Reinhardt On Aug. 16, 2012, 11:01 a.m., Nilay Vaish wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1322/ > ----------------------------------------------------------- > > (Updated Aug. 16, 2012, 11:01 a.m.) > > > Review request for Default. > > > Description > ------- > > Changeset 9155:bcde3a5ca186 > --------------------------- > X86: make use of register predication > > > Diffs > ----- > > src/arch/x86/isa/microops/regop.isa 86c0e6ca5e7c > src/arch/x86/isa/operands.isa 86c0e6ca5e7c > > Diff: http://reviews.gem5.org/r/1322/diff/ > > > Testing > ------- > > About 20-25% decrease in register reads and writes for atomic and timing cpu > linux boot regression tests. > > > Thanks, > > Nilay Vaish > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
