changeset 404b2b015a17 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=404b2b015a17
description:
        mem: Add missing stats update for uncacheable MSHRs

        This patch adds a missing counter update for the uncacheable
        accesses. By updating this counter we also get a meaningful average
        latency for uncacheable accesses (previously inf).

diffstat:

 src/mem/cache/cache_impl.hh |  6 ++++--
 1 files changed, 4 insertions(+), 2 deletions(-)

diffs (16 lines):

diff -r b3b9097f44a9 -r 404b2b015a17 src/mem/cache/cache_impl.hh
--- a/src/mem/cache/cache_impl.hh       Tue May 05 03:22:22 2015 -0400
+++ b/src/mem/cache/cache_impl.hh       Tue May 05 03:22:24 2015 -0400
@@ -701,8 +701,10 @@
             }
         } else {
             // no MSHR
-            if (!pkt->req->isUncacheable()) {
-                assert(pkt->req->masterId() < system->maxMasters());
+            assert(pkt->req->masterId() < system->maxMasters());
+            if (pkt->req->isUncacheable()) {
+                mshr_uncacheable[pkt->cmdToIndex()][pkt->req->masterId()]++;
+            } else {
                 mshr_misses[pkt->cmdToIndex()][pkt->req->masterId()]++;
             }
 
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to