----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/2837/#review6351 -----------------------------------------------------------
src/cpu/kvm/vm.hh (line 265) <http://reviews.gem5.org/r/2837/#comment5476> Should this go in a different file? Just curious what is the usage scenario for this, it seems that it can be used to interrupt the VM even if there is no physical interrupt. - Alexandru Dutu On May 18, 2015, 12:29 p.m., Andreas Sandberg wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/2837/ > ----------------------------------------------------------- > > (Updated May 18, 2015, 12:29 p.m.) > > > Review request for Default. > > > Repository: gem5 > > > Description > ------- > > Changeset 10849:d59f9d2d90f7 > --------------------------- > kvm, arm, dev: Add an in-kernel GIC implementation > > This changeset adds a GIC implementation that uses the kernel's > built-in support for simulating the interrupt controller. Since there > is currently no support for state transfer between gem5 and the > kernel, the device model does not support serialization and CPU > switching (which would require switching to a gem5-simulated GIC). > > > Diffs > ----- > > src/arch/arm/kvm/KvmGic.py PRE-CREATION > src/arch/arm/kvm/SConscript PRE-CREATION > src/arch/arm/kvm/gic.hh PRE-CREATION > src/arch/arm/kvm/gic.cc PRE-CREATION > src/cpu/kvm/vm.hh 9b424e7adac5 > src/cpu/kvm/vm.cc 9b424e7adac5 > > Diff: http://reviews.gem5.org/r/2837/diff/ > > > Testing > ------- > > Tested with the gem5's aarch64 kvm implementation (see separate review > request). Boots Linux and interacts nicely with the interactive console. > Note: The kernel requires simulated devices to be well behaved and clear > interrupts. This means that the PCI IDE device model doesn't work. Use the > VirtIO block device instead. > > > Thanks, > > Andreas Sandberg > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
