----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/3347/#review8073 -----------------------------------------------------------
Ship it! Ship It! - Steve Reinhardt On March 8, 2016, 3:06 p.m., Andreas Hansson wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/3347/ > ----------------------------------------------------------- > > (Updated March 8, 2016, 3:06 p.m.) > > > Review request for Default. > > > Repository: gem5 > > > Description > ------- > > Changeset 11368:2a10e5484eae > --------------------------- > mem: Adjust cache queue reserve to more conservative values > > The cache queue reserve is there as an overflow to give us enough > headroom based on when we block the cache, and how many transactions > we may already have accepted before actually blocking. The previous > values were probably chosen to be "big enough", when we actually know > that we check the MSHRs after every single allocation, and for the > write buffers we know that we implicitly may need one entry for every > outstanding MSHR. > > > Diffs > ----- > > src/mem/cache/base.cc bbbb3df33d41 > src/mem/cache/queue.hh PRE-CREATION > > Diff: http://reviews.gem5.org/r/3347/diff/ > > > Testing > ------- > > > Thanks, > > Andreas Hansson > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
