Hi ARM folks. Could you please tell me what the architectural equivalent of the VecPredRegs are? I need to know what to put in the checkpoint for them. I don't see anything in the list of "resources" (mostly registers) that fast models provide that looks like it's a match.
Gabe _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
