Sandipan Das has uploaded this change for review. (
https://gem5-review.googlesource.com/c/public/gem5/+/40916 )
Change subject: arch-power: Refactor logical instructions
......................................................................
arch-power: Refactor logical instructions
This changes the base class for integer logical instructions
and adds a new class that is used to distinguish between
instructions using different operand types, i.e. register or
immediate. The formats have also been updated to make use of
the new base classes.
Change-Id: Id780cdb16405b01e82dcd22dc6e885ee15b716b2
Signed-off-by: Sandipan Das <[email protected]>
---
M src/arch/power/insts/integer.hh
M src/arch/power/isa/formats/integer.isa
2 files changed, 75 insertions(+), 17 deletions(-)
diff --git a/src/arch/power/insts/integer.hh
b/src/arch/power/insts/integer.hh
index 2cf35ab..d310e73 100644
--- a/src/arch/power/insts/integer.hh
+++ b/src/arch/power/insts/integer.hh
@@ -492,6 +492,54 @@
/**
+ * Class for integer logical operations.
+ */
+class IntLogicOp : public IntOp
+{
+ protected:
+
+ /// Constructor
+ IntLogicOp(const char *mnem, MachInst _machInst, OpClass __opClass)
+ : IntOp(mnem, _machInst, __opClass)
+ {
+ }
+
+ inline int
+ findLeadingZeros(uint32_t rs) const
+ {
+ if (rs) {
+ #if defined(__GNUC__) || (defined(__clang__) && \
+ __has_builtin(__builtin_clz))
+ return __builtin_clz(rs);
+ #else
+ return 31 - findMsbSet(rs);
+ #endif
+ } else {
+ return 32;
+ }
+ }
+};
+
+
+/**
+ * Class for integer immediate logical operations.
+ */
+class IntImmLogicOp : public IntLogicOp
+{
+ protected:
+
+ uint32_t uimm;
+
+ /// Constructor
+ IntImmLogicOp(const char *mnem, MachInst _machInst, OpClass __opClass)
+ : IntLogicOp(mnem, _machInst, __opClass),
+ uimm(machInst.si)
+ {
+ }
+};
+
+
+/**
* Class for integer operations with a shift.
*/
class IntShiftOp : public IntOp
diff --git a/src/arch/power/isa/formats/integer.isa
b/src/arch/power/isa/formats/integer.isa
index 8776369..286c1cf 100644
--- a/src/arch/power/isa/formats/integer.isa
+++ b/src/arch/power/isa/formats/integer.isa
@@ -196,12 +196,14 @@
# Set up the dictionary and deal with computing CR0
dict = {'result':'Ra'}
+
+ # Code when Rc is set
if computeCR0:
code += readXERCode + computeCR0Code % dict
# Generate the class
(header_output, decoder_output, decode_block, exec_output) = \
- GenAluOp(name, Name, 'IntImmOp', code, inst_flags, BasicDecode,
+ GenAluOp(name, Name, 'IntImmLogicOp', code, inst_flags,
BasicDecode,
BasicConstructor)
}};
@@ -269,29 +271,37 @@
// Integer instructions that perform logic operations. The result is
-// always written into Ra. All instructions have 2 versions depending on
+// always written into Ra. Some instructions have 2 versions depending on
// whether the Rc bit is set to compute the CR0 code. This is determined
// at decode as before.
-def format IntLogicOp(code, inst_flags = []) {{
+def format IntLogicOp(code, computeCR0 = 0, inst_flags = []) {{
dict = {'result':'Ra'}
- # Code when Rc is set
- code_rc1 = code + readXERCode + computeCR0Code % dict
+ # Deal with computing CR0
+ if computeCR0:
+ # Setup the 2 code versions and add code to access XER if necessary
+ code_rc1 = code + readXERCode + computeCR0Code % dict
- # Generate the first class
- (header_output, decoder_output, decode_block, exec_output) = \
- GenAluOp(name, Name, 'IntOp', code, inst_flags,
- CheckRcDecode, BasicConstructor)
+ # Generate the first class
+ (header_output, decoder_output, decode_block, exec_output) = \
+ GenAluOp(name, Name, 'IntLogicOp', code, inst_flags,
+ CheckRcDecode, BasicConstructor)
- # Generate the second class
- (header_output_rc1, decoder_output_rc1, _, exec_output_rc1) = \
- GenAluOp(name, Name + 'RcSet', 'IntOp', code_rc1, inst_flags,
- CheckRcDecode, IntRcConstructor)
+ # Generate the second class
+ (header_output_rc1, decoder_output_rc1, _, exec_output_rc1) = \
+ GenAluOp(name, Name + 'RcSet', 'IntLogicOp', code_rc1,
inst_flags,
+ CheckRcDecode, IntRcConstructor)
- # Finally, add to the other outputs
- header_output += header_output_rc1
- decoder_output += decoder_output_rc1
- exec_output += exec_output_rc1
+ # Finally, add to the other outputs
+ header_output += header_output_rc1
+ decoder_output += decoder_output_rc1
+ exec_output += exec_output_rc1
+
+ else:
+ # Generate the class
+ (header_output, decoder_output, decode_block, exec_output) = \
+ GenAluOp(name, Name, 'IntLogicOp', code, inst_flags,
+ BasicDecode, BasicConstructor)
}};
--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/40916
To unsubscribe, or for help writing mail filters, visit
https://gem5-review.googlesource.com/settings
Gerrit-Project: public/gem5
Gerrit-Branch: develop
Gerrit-Change-Id: Id780cdb16405b01e82dcd22dc6e885ee15b716b2
Gerrit-Change-Number: 40916
Gerrit-PatchSet: 1
Gerrit-Owner: Sandipan Das <[email protected]>
Gerrit-MessageType: newchange
_______________________________________________
gem5-dev mailing list -- [email protected]
To unsubscribe send an email to [email protected]
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
