changeset 8b9bc09b149c in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=8b9bc09b149c
description:
X86: Implement CLTS.
diffstat:
4 files changed, 39 insertions(+), 2 deletions(-)
src/arch/x86/SConscript | 1
src/arch/x86/isa/decoder/two_byte_opcodes.isa | 2 -
src/arch/x86/isa/insts/system/__init__.py | 3 +
src/arch/x86/isa/insts/system/control_registers.py | 35 ++++++++++++++++++++
diffs (75 lines):
diff -r afa0866171e1 -r 8b9bc09b149c src/arch/x86/SConscript
--- a/src/arch/x86/SConscript Wed Feb 25 10:20:47 2009 -0800
+++ b/src/arch/x86/SConscript Wed Feb 25 10:21:02 2009 -0800
@@ -190,6 +190,7 @@
'general_purpose/system_calls.py',
'romutil.py',
'system/__init__.py',
+ 'system/control_registers.py',
'system/halt.py',
'system/invlpg.py',
'system/undefined_operation.py',
diff -r afa0866171e1 -r 8b9bc09b149c
src/arch/x86/isa/decoder/two_byte_opcodes.isa
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa Wed Feb 25 10:20:47
2009 -0800
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa Wed Feb 25 10:21:02
2009 -0800
@@ -264,7 +264,7 @@
#else
0x05: SyscallInst::syscall('xc->syscall(Rax)', IsSyscall);
#endif
- 0x06: clts();
+ 0x06: Inst::CLTS();
0x07: decode MODE_SUBMODE {
0x0: decode OPSIZE {
// Return to 64 bit mode.
diff -r afa0866171e1 -r 8b9bc09b149c src/arch/x86/isa/insts/system/__init__.py
--- a/src/arch/x86/isa/insts/system/__init__.py Wed Feb 25 10:20:47 2009 -0800
+++ b/src/arch/x86/isa/insts/system/__init__.py Wed Feb 25 10:21:02 2009 -0800
@@ -81,7 +81,8 @@
#
# Authors: Gabe Black
-categories = ["halt",
+categories = ["control_registers",
+ "halt",
"invlpg",
"undefined_operation",
"msrs",
diff -r afa0866171e1 -r 8b9bc09b149c
src/arch/x86/isa/insts/system/control_registers.py
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/src/arch/x86/isa/insts/system/control_registers.py Wed Feb 25
10:21:02 2009 -0800
@@ -0,0 +1,35 @@
+# Copyright (c) 2009 The Regents of The University of Michigan
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+# Authors: Gabe Black
+
+microcode = '''
+def macroop CLTS {
+ rdcr t1, 0, dataSize=8
+ andi t1, t1, 0xF7, dataSize=1
+ wrcr 0, t1, dataSize=8
+};
+'''
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
