# HG changeset patch
# User Brad Beckmann <[email protected]>
# Date 1268941833 25200
# Node ID 61a3951c4739508c5fc5a518eeffb2da08790827
# Parent a6b9c13fe7c9a4d3b4f560df959132b65a3c733a
ruby: Minor dma latency initialization fix
diff --git a/src/mem/protocol/MI_example-dma.sm
b/src/mem/protocol/MI_example-dma.sm
--- a/src/mem/protocol/MI_example-dma.sm
+++ b/src/mem/protocol/MI_example-dma.sm
@@ -1,7 +1,7 @@
machine(DMA, "DMA Controller")
: DMASequencer * dma_sequencer,
- int request_latency
+ int request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="4",
ordered="true", no_vector="true";
diff --git a/src/mem/protocol/MOESI_CMP_token-dma.sm
b/src/mem/protocol/MOESI_CMP_token-dma.sm
--- a/src/mem/protocol/MOESI_CMP_token-dma.sm
+++ b/src/mem/protocol/MOESI_CMP_token-dma.sm
@@ -29,7 +29,7 @@
machine(DMA, "DMA Controller")
: DMASequencer * dma_sequencer,
- int request_latency
+ int request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="0",
ordered="true", no_vector="true";
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
