----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/163/#review175 -----------------------------------------------------------
src/arch/arm/isa.cc <http://reviews.m5sim.org/r/163/#comment310> These should probably be initialized in isa.cc and then just read normally. Writes would then be ignored. src/arch/arm/miscregs.hh <http://reviews.m5sim.org/r/163/#comment311> Why move this and not the other MISCREG_ID_MMFR*? Why move this one at all? Why move ACTLR? - Gabe On 2010-08-13 09:43:07, Ali Saidi wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/163/ > ----------------------------------------------------------- > > (Updated 2010-08-13 09:43:07) > > > Review request for Default. > > > Summary > ------- > > ARM: Implement some more misc registers > > > Diffs > ----- > > src/arch/arm/isa.cc 3c48b2b3cb83 > src/arch/arm/isa/formats/misc.isa 3c48b2b3cb83 > src/arch/arm/miscregs.hh 3c48b2b3cb83 > src/arch/arm/miscregs.cc 3c48b2b3cb83 > > Diff: http://reviews.m5sim.org/r/163/diff > > > Testing > ------- > > > Thanks, > > Ali > > _______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
