> On 2011-01-03 10:16:00, Steve Reinhardt wrote: > > Though it was nice to split out the SLICC and protocol patches for > > reviewing, I think these should be combined into a single changeset for > > final commit.
I will commit all of these together. - Nilay ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/335/#review589 ----------------------------------------------------------- On 2010-12-31 17:28:19, Nilay Vaish wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/335/ > ----------------------------------------------------------- > > (Updated 2010-12-31 17:28:19) > > > Review request for Default. > > > Summary > ------- > > This is a review request for the patch that updates the MI cache coherence > protocol to conform with the new > interfaces of CacheMemory and TBETable classes, and the changes in SLICC. > > > Diffs > ----- > > src/mem/protocol/MI_example-cache.sm UNKNOWN > src/mem/protocol/MI_example-dir.sm UNKNOWN > > Diff: http://reviews.m5sim.org/r/335/diff > > > Testing > ------- > > Tested using ruby_random_tester.py with l = 10,000,000 and n = 2. > > > Thanks, > > Nilay > >
_______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
