----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/681/#review1217 -----------------------------------------------------------
src/arch/arm/faults.cc <http://reviews.m5sim.org/r/681/#comment1673> will switch to the bit fields. src/arch/arm/isa/formats/pred.isa <http://reviews.m5sim.org/r/681/#comment1676> ok src/arch/arm/isa/insts/data.isa <http://reviews.m5sim.org/r/681/#comment1677> yup src/arch/arm/isa/insts/fp.isa <http://reviews.m5sim.org/r/681/#comment1678> It used to write IntRegCondCodes, it just did it with the cond code register being passed in to the constructor instead of just using CondCodes. src/arch/arm/isa/insts/ldr.isa <http://reviews.m5sim.org/r/681/#comment1679> yup src/arch/arm/isa/insts/macromem.isa <http://reviews.m5sim.org/r/681/#comment1680> yup src/arch/arm/isa/insts/macromem.isa <http://reviews.m5sim.org/r/681/#comment1681> yup src/arch/arm/isa/insts/macromem.isa <http://reviews.m5sim.org/r/681/#comment1682> yup src/arch/arm/isa/templates/pred.isa <http://reviews.m5sim.org/r/681/#comment1683> yup src/arch/arm/nativetrace.cc <http://reviews.m5sim.org/r/681/#comment1674> yup src/arch/arm/utility.hh <http://reviews.m5sim.org/r/681/#comment1675> ok - Ali On 2011-05-04 18:44:54, Ali Saidi wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/681/ > ----------------------------------------------------------- > > (Updated 2011-05-04 18:44:54) > > > Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and > Nathan Binkert. > > > Summary > ------- > > ARM: Further break up condition code into NZ, C, V bits. > > Break up the condition code bits into NZ, C, V registers. These are > individually > written and this removes some incorrect dependencies between instructions. > > > Diffs > ----- > > src/arch/arm/faults.cc 5a9a639ce16f > src/arch/arm/intregs.hh 5a9a639ce16f > src/arch/arm/isa/formats/fp.isa 5a9a639ce16f > src/arch/arm/isa/formats/pred.isa 5a9a639ce16f > src/arch/arm/isa/insts/data.isa 5a9a639ce16f > src/arch/arm/isa/insts/fp.isa 5a9a639ce16f > src/arch/arm/isa/insts/ldr.isa 5a9a639ce16f > src/arch/arm/isa/insts/macromem.isa 5a9a639ce16f > src/arch/arm/isa/insts/mem.isa 5a9a639ce16f > src/arch/arm/isa/insts/misc.isa 5a9a639ce16f > src/arch/arm/isa/insts/mult.isa 5a9a639ce16f > src/arch/arm/isa/insts/str.isa 5a9a639ce16f > src/arch/arm/isa/operands.isa 5a9a639ce16f > src/arch/arm/isa/templates/pred.isa 5a9a639ce16f > src/arch/arm/isa/templates/vfp.isa 5a9a639ce16f > src/arch/arm/miscregs.hh 5a9a639ce16f > src/arch/arm/nativetrace.cc 5a9a639ce16f > src/arch/arm/utility.hh 5a9a639ce16f > > Diff: http://reviews.m5sim.org/r/681/diff > > > Testing > ------- > > > Thanks, > > Ali > > _______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
