Hi Everyone,
I've read some documentation and past archives and I understand that
in the classic memory model, gem5 uses the MOESI snooping protocol and
I also understand that this is always enabled even if there is only
ONE core.
I am running some benchmarks and trying to figure out the number of
last level cache misses (read + writebacks) to main memory. Looking at
the Stats.txt file, I observed that there are two parameters related
to writebacks:
1) system.l2.Writeback_access
2) system.l2.writebacks
I noticed that the 2nd parameters actually matches up with the
num_writes to physical memory, so I assume that this is the actual
number of writebacks from last level cache to main memory.
However, I am not sure what the 1st parameter is. Is it something to
do with the cache coherency being enabled in a single core? I've read
this archive
(http://www.mail-archive.com/[email protected]/msg03250.html) and
Steve mentioned that the 1st parameter is the writeback requests
received by the cache. What is that mean exactly?
Thank You
Zheng Wu
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
