Thnx Nilay I may be naive, not able to understand few things wrt my previous question & Your reply Q1. If a var is shared between two processors, How data flow happens & how to trace the same in simulation? >> You will need to learn about how caches maintaining coherence. Those .sm files implement the coherence protocol. You can use debug flags to figure out how communication takes place between different caches.
I have going throgh protocol/.sm files to understand Coherency & data flow but couldn,t figure out: - How simulator understands that a variable is shared? - Can you refer Some simple multiprocessor program for simulation so that I can observe data flow between caches. Regards Mann On Fri, Oct 5, 2012 at 12:49 PM, Mann Mann <[email protected]> wrote: > Hi All > in Shared Multiprocessor Simulation, I understood that simulator assigns > sequencer to each process, but I need to grab exact flow, > I want to understand how shared variables are used, and how data flow > between these processors. > (In detail : How virtual/physical page mapping is maintained in simulator) > Could somebody suggest, where to look for this info. > > Regards > Mann > -- Cheers........... Mann
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
