[gem5-users] Need clarification on estimateLatency() of DRAM

[Anju M A]

Hello,

I have a doubt on a piece of code in *esimateLatency*() function
in*simple_dram.cc
*
The code snippet is like this :
if (bank.openRow == dram_pkt->row) {
            rowHitFlag = true;

            if (bank.freeAt < inTime) {
               // CAS latency only
               accLat += tCL;
               bankLat += tCL;
            } *else {
                accLat += 0;
                bankLat += 0;
            }*
    }

My confusion is on the highlighted else block.
If it is a row hit, and the bank is free at a later time compared to the
inTime of the request, then why are both bankLatency and accessLatency set
to zero?

I feel the else block should have been this way :
else {
           accLat += (bank.freeAt - inTime) + tCL;
           bankLat += tCL;
}

Could someone please clarify this doubt?



-- 
Thanks & Regards,
Anju

_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users