Andreas, I understand how to add CommMonitor. I was able to trace L2 cache accesses using CommMonitor. In that case, I was adding commMonitor in config/common/CacheConfig.py I was able to run the simulation and get the trace. The commMonitor connections also showed in config.ini file
Now given that interface between CPU and L1 cache is set in /src/cpu/BaseCPU.py In that file when I add commMonitor between cpu dcache_port and L1dcache cpu_side nothing happens. The simulation completes but I don't see a trace file for this commMonitor, nor do I see any info regarding this commMonitor in config.ini file. when adding commMonitor in /src/cpu/BaseCPU.py do I need to rebuilt the system by running scons command before execution? Regards, Aditya
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
