Hi Chao,
I have (finally) gotten around to put some more information on the wiki. Have a
look at http://gem5.org/General_Memory_System and see if that is enough to
solve your problem. I suspect you’re not specifying a trace file.
Andreas
From: Chao Zhang <[email protected]<mailto:[email protected]>>
Reply-To: gem5 users mailing list
<[email protected]<mailto:[email protected]>>
Date: Friday, 14 February 2014 01:55
To: gem5 list users mailing <[email protected]<mailto:[email protected]>>
Subject: [gem5-users] trace of commMonitor
Hi all,
I’m using the commMonitor tracing between L1 and L2 cache. I have connected it
written in “CacheConfig.py”, and find it appears in “config.ini”. So I think I
have connected it right. (Thanks for the guidance of this mail list.) But after
simulation I find there is almost no trace in the generated trace file in
“m5out/" directory.
I ran a benchmark in SE mode for ALPHA ISA, and enabled the “CommMonitor” debug
flag.
Which part should I check to get the trace?
Could anyone post some sample lines of the trace from commMonitor?
Regards,
Chao
-- IMPORTANT NOTICE: The contents of this email and any attachments are
confidential and may also be privileged. If you are not the intended recipient,
please notify the sender immediately and do not disclose the contents to any
other person, use it for any purpose, or store or copy the information in any
medium. Thank you.
ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ,
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
