Hi,
I'm trying to use gem5 to simulate a perfect cache, where we always have
a hit. One way I could go about this is by moving the main memory to the
level of the L1s and change its access latency, but what I eventually
would like to do is always hit on a given set of memory locations (to
get idealised figures for optimising away those specific accesses from
lower level memory) and have everything else go through the real cache
hierarchy.
I'm having trouble getting this to work; one way which was suggested to
me was to hack in a functional access to the address before the true
timing access, but since functional accesses don't change any state this
causes nothing to actually happen. Similarly, forwarding the result of
that access to the timed access function on a miss, instead of doing the
actual timed access to lower level caches, causes gem5 to go into an
infinite loop waiting on a real reply.
Has anyone implemented anything like this using gem5, and if so, do you
have any pointers?
Thanks,
Sam
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
