Hello, I am new to gem5. I was wondering if it is possible to change the configuration ( cache size, register file, FU) of X86 core dynamically during the runtime of a benchmark? If yes how?
Thanks, M. Almatouq
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
