I need to access to internal signals of a design under test in a vhdl testbench. The tested design instanciates multiple entities and I don't want to change them by adding a port to monitor desired signals. Is there some possibilities to do that (in vhdl or in a c program) ?
Christophe
_______________________________________________ Ghdl-discuss mailing list [email protected] https://mail.gna.org/listinfo/ghdl-discuss
