I think there's nothing urgent here that has to be fixed - I just mentioned it as I noticed it and I don't know Verilog so it's really up to you.
-- Reply to this email directly or view it on GitHub: https://github.com/geany/geany/pull/4039#issuecomment-2494637902 You are receiving this because you are subscribed to this thread. Message ID: <geany/geany/pull/4039/[email protected]>
