@cousteaulecommandant See https://github.com/geany/geany/pull/4063 - it seems to fix the symbol tree for SystemVerilog.
-- Reply to this email directly or view it on GitHub: https://github.com/geany/geany/pull/4039#issuecomment-2492270678 You are receiving this because you are subscribed to this thread. Message ID: <geany/geany/pull/4039/[email protected]>
