Yeah, it's in the "future plans". For now I'm more than happy to have proper syntax coloring and even Ctrl-click capability in SystemVerilog. Thanks for the help! :)
-- Reply to this email directly or view it on GitHub: https://github.com/geany/geany/pull/4039#issuecomment-2494946244 You are receiving this because you are subscribed to this thread. Message ID: <geany/geany/pull/4039/[email protected]>
