We no longer cater for pre-production revisions of Skylake.

Fixes: d4362225e8cb ("drm/i915/gvt: update misc ctl regs base on stepping info")
Cc: Ping Gao <[email protected]>
Cc: Zhenyu Wang <[email protected]>
Cc: Zhi Wang <[email protected]>
Cc: <[email protected]>
Signed-off-by: Jani Nikula <[email protected]>
---
 drivers/gpu/drm/i915/gvt/handlers.c | 6 ++----
 1 file changed, 2 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/i915/gvt/handlers.c 
b/drivers/gpu/drm/i915/gvt/handlers.c
index 1b3db0c7a6db..12cd9b2a415c 100644
--- a/drivers/gpu/drm/i915/gvt/handlers.c
+++ b/drivers/gpu/drm/i915/gvt/handlers.c
@@ -1279,14 +1279,12 @@ static int skl_misc_ctl_write(struct intel_vgpu *vgpu, 
unsigned int offset,
        case 0x4ddc:
                vgpu_vreg(vgpu, offset) = 0x8000003c;
                /* WaCompressedResourceSamplerPbeMediaNewHashMode:skl */
-               if (IS_SKL_REVID(dev_priv, SKL_REVID_C0, REVID_FOREVER))
-                       I915_WRITE(reg, vgpu_vreg(vgpu, offset));
+               I915_WRITE(reg, vgpu_vreg(vgpu, offset));
                break;
        case 0x42080:
                vgpu_vreg(vgpu, offset) = 0x8000;
                /* WaCompressedResourceDisplayNewHashMode:skl */
-               if (IS_SKL_REVID(dev_priv, SKL_REVID_E0, REVID_FOREVER))
-                       I915_WRITE(reg, vgpu_vreg(vgpu, offset));
+               I915_WRITE(reg, vgpu_vreg(vgpu, offset));
                break;
        default:
                return -EINVAL;
-- 
2.1.4

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to