HDC_CHICKEN and CTX_PREEMPT were not writable through the whitelist.

Signed-off-by: Chris Wilson <[email protected]>
---
 drivers/gpu/drm/i915/intel_workarounds.c | 6 ------
 1 file changed, 6 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_workarounds.c 
b/drivers/gpu/drm/i915/intel_workarounds.c
index 476e3a09c89c..8363158b0a63 100644
--- a/drivers/gpu/drm/i915/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/intel_workarounds.c
@@ -1028,15 +1028,9 @@ static void bxt_whitelist_build(struct i915_wa_list *w)
 
 static void kbl_whitelist_build(struct i915_wa_list *w)
 {
-       /* WaVFEStateAfterPipeControlwithMediaStateClear:skl,bxt,glk,cfl */
-       whitelist_reg(w, GEN9_CTX_PREEMPT_REG);
-
        /* WaEnablePreemptionGranularityControlByUMD:skl,bxt,kbl,cfl,[cnl] */
        whitelist_reg(w, GEN8_CS_CHICKEN1);
 
-       /* WaAllowUMDToModifyHDCChicken1:skl,bxt,kbl,glk,cfl */
-       whitelist_reg(w, GEN8_HDC_CHICKEN1);
-
        /* WaDisableLSQCROPERFforOCL:kbl */
        whitelist_reg(w, GEN8_L3SQCREG4);
 }
-- 
2.20.1

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to