We use the same interrupt mask for each engine, so define it once in a
local and reuse.

Signed-off-by: Chris Wilson <ch...@chris-wilson.co.uk>
---
 drivers/gpu/drm/i915/gt/intel_gt_irq.c | 22 ++++++----------------
 1 file changed, 6 insertions(+), 16 deletions(-)

diff --git a/drivers/gpu/drm/i915/gt/intel_gt_irq.c 
b/drivers/gpu/drm/i915/gt/intel_gt_irq.c
index 71873a4cafc0..7278b10e1a03 100644
--- a/drivers/gpu/drm/i915/gt/intel_gt_irq.c
+++ b/drivers/gpu/drm/i915/gt/intel_gt_irq.c
@@ -344,25 +344,15 @@ void gen8_gt_irq_reset(struct intel_gt *gt)
 
 void gen8_gt_irq_postinstall(struct intel_gt *gt)
 {
-       struct intel_uncore *uncore = gt->uncore;
-
        /* These are interrupts we'll toggle with the ring mask register */
-       u32 gt_interrupts[] = {
-               (GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT |
-                GT_CONTEXT_SWITCH_INTERRUPT << GEN8_RCS_IRQ_SHIFT |
-                GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT |
-                GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT),
-
-               (GT_RENDER_USER_INTERRUPT << GEN8_VCS0_IRQ_SHIFT |
-                GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS0_IRQ_SHIFT |
-                GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT |
-                GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT),
-
+       const u32 irqs = GT_RENDER_USER_INTERRUPT | GT_CONTEXT_SWITCH_INTERRUPT;
+       const u32 gt_interrupts[] = {
+               irqs << GEN8_RCS_IRQ_SHIFT | irqs << GEN8_BCS_IRQ_SHIFT,
+               irqs << GEN8_VCS0_IRQ_SHIFT | irqs << GEN8_VCS1_IRQ_SHIFT,
                0,
-
-               (GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT |
-                GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT)
+               irqs << GEN8_VECS_IRQ_SHIFT,
        };
+       struct intel_uncore *uncore = gt->uncore;
 
        gt->pm_ier = 0x0;
        gt->pm_imr = ~gt->pm_ier;
-- 
2.25.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to