From: Ville Syrjälä <[email protected]>

Replace the hand rolled intel_de_rmw() with the real thing.

Signed-off-by: Ville Syrjälä <[email protected]>
---
 drivers/gpu/drm/i915/display/intel_dpio_phy.c | 12 +++---------
 1 file changed, 3 insertions(+), 9 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dpio_phy.c 
b/drivers/gpu/drm/i915/display/intel_dpio_phy.c
index 3d1295da1106..377963c0ed5f 100644
--- a/drivers/gpu/drm/i915/display/intel_dpio_phy.c
+++ b/drivers/gpu/drm/i915/display/intel_dpio_phy.c
@@ -613,19 +613,13 @@ void bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder 
*encoder,
        bxt_port_to_phy_channel(dev_priv, port, &phy, &ch);
 
        for (lane = 0; lane < 4; lane++) {
-               u32 val = intel_de_read(dev_priv,
-                                       BXT_PORT_TX_DW14_LN(phy, ch, lane));
-
                /*
                 * Note that on CHV this flag is called UPAR, but has
                 * the same function.
                 */
-               val &= ~LATENCY_OPTIM;
-               if (lane_lat_optim_mask & BIT(lane))
-                       val |= LATENCY_OPTIM;
-
-               intel_de_write(dev_priv, BXT_PORT_TX_DW14_LN(phy, ch, lane),
-                              val);
+               intel_de_rmw(dev_priv, BXT_PORT_TX_DW14_LN(phy, ch, lane),
+                            LATENCY_OPTIM,
+                            lane_lat_optim_mask & BIT(lane) ? LATENCY_OPTIM : 
0);
        }
 }
 
-- 
2.43.2

Reply via email to