On Wed, Jun 08, 2016 at 11:30:25AM -0400, Zhi Wang wrote:
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index 66fdb8d..6a79c8c 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -879,6 +879,7 @@ struct i915_gem_context {
>               bool initialised;
>       } engine[I915_NUM_ENGINES];
>       u32 ring_size;
> +     u32 addressing_mode;
>  
>       struct list_head link;
>  
> @@ -326,6 +314,7 @@ intel_lr_context_descriptor_update(struct 
> i915_gem_context *ctx,
>       BUILD_BUG_ON(MAX_CONTEXT_HW_ID > (1<<GEN8_CTX_ID_WIDTH));
>  
>       desc = engine->ctx_desc_template;                       /* bits  0-11 */
> +     desc |= ctx->addressing_mode;                           /* bits  3-4  */

Did we not think that 

        desc = ctx->desc_template;
        desc |= engine->ctx_desc_template;

worked slightly better?

>       desc |= ce->lrc_vma->node.start + LRC_PPHWSP_PN * PAGE_SIZE;
>                                                               /* bits 12-31 */
>       desc |= (u64)ctx->hw_id << GEN8_CTX_ID_SHIFT;           /* bits 32-52 */

-- 
Chris Wilson, Intel Open Source Technology Centre
_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to