================
@@ -116,14 +117,56 @@ static void splitBlock(MachineBasicBlock &MBB,
MachineInstr &MI,
MDT->applyUpdates(DTUpdates);
}
-void SILateBranchLowering::expandChainCall(MachineInstr &MI) {
+static void addRegOrCopyOp(MachineInstrBuilder &MIB, MachineOperand &Op) {
+ if (Op.isReg())
+ MIB.addReg(Op.getReg());
+ else
+ MIB->addOperand(Op);
+}
+
+void SILateBranchLowering::expandChainCall(MachineInstr &MI,
+ const GCNSubtarget &ST,
+ bool DynamicVGPR) {
// This is a tail call that needs to be expanded into at least
// 2 instructions, one for setting EXEC and one for the actual tail call.
- constexpr unsigned ExecIdx = 3;
+ unsigned ExecIdx =
+ AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::exec);
+ if (DynamicVGPR) {
+ // We have 3 extra operands and we need to:
+ // * Try to change the VGPR allocation
+ // * Select the callee based on the result of the reallocation attempt
+ // * Select the EXEC mask based on the result of the reallocation attempt
+ auto AllocMI = BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),
+ TII->get(AMDGPU::S_ALLOC_VGPR));
+ addRegOrCopyOp(AllocMI,
+ *TII->getNamedOperand(MI, AMDGPU::OpName::numvgprs));
+
+ auto SelectCallee =
+ BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),
+ TII->get(AMDGPU::S_CSELECT_B64))
+ .addDef(TII->getNamedOperand(MI, AMDGPU::OpName::src0)->getReg());
+ addRegOrCopyOp(SelectCallee,
+ *TII->getNamedOperand(MI, AMDGPU::OpName::src0));
+ addRegOrCopyOp(SelectCallee,
+ *TII->getNamedOperand(MI, AMDGPU::OpName::fbcallee));
+
+ auto SelectExec = BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),
+ TII->get(ST.isWave32() ? AMDGPU::S_CSELECT_B32
+ : AMDGPU::S_CSELECT_B64))
+ .addDef(ExecReg);
+
+ addRegOrCopyOp(SelectExec, *TII->getNamedOperand(MI,
AMDGPU::OpName::exec));
+ addRegOrCopyOp(SelectExec,
+ *TII->getNamedOperand(MI, AMDGPU::OpName::fbexec));
+ } else {
+ auto SetExec = BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),
----------------
arsenm wrote:
Variable instead of all the repeated MI.getDebugLocs
https://github.com/llvm/llvm-project/pull/130094
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
