================
@@ -270,6 +270,12 @@ def G_URSHR: AArch64GenericInstruction {
let hasSideEffects = 0;
}
+def G_VSLI: AArch64GenericInstruction {
----------------
davemgreen wrote:
Lets just call this G_SLI, the V is a relic of how Arm/Neon used to spell it.
Is there a SRI that we should be adding support for too?
https://github.com/llvm/llvm-project/pull/171448
_______________________________________________
llvm-branch-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
