Hi David, You welcome. Is this a AMD Xilinx 10G IP or custom IP?
One more think you need to be aware that when you package the IP as subsystem(may be this could be the cause but without xsa it's hard to know) i.e PS in one BD and PL in another BD then XSCT will not able to get all the IP information unless this is BCD(Block Container Design) design. This I've documented in wiki page https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842279/Build+Device+Tree+Blob#BuildDeviceTreeBlob-DTGLimitations.
-=-=-=-=-=-=-=-=-=-=-=- Links: You receive all messages sent to this group. View/Reply Online (#5234): https://lists.yoctoproject.org/g/meta-xilinx/message/5234 Mute This Topic: https://lists.yoctoproject.org/mt/98527123/21656 Group Owner: [email protected] Unsubscribe: https://lists.yoctoproject.org/g/meta-xilinx/unsub [[email protected]] -=-=-=-=-=-=-=-=-=-=-=-
