These new MPUs go beyond the 64K address space to 128K.  Does anybody
know how they managed to do it?  Base register addressing?  Each address
points to 2 bytes?  Will the GCC support those MPUs and when?  We are
really looking forward to using those parts but without having to waste
money on IAR.

 

Thanks

 

Francois Tremblay

Sensicast Systems

ftremb...@sensicast.com

 

Reply via email to