No.  What if you select a different register?  At _best_ (assume we can
hack the internals of an SRAM block), it has the same circuit delay as
accessing any other register.


On Fri, Mar 22, 2013 at 6:24 PM, Peter Stuge <[email protected]> wrote:

> Timothy Normand Miller wrote:
> > a register file lookup (logic delay B)
>
> Couldn't a zero register be optimized at least some?
>
> Of course, at some point it stops being a register..
>
>
> //Peter
> _______________________________________________
> Open-graphics mailing list
> [email protected]
> http://lists.duskglow.com/mailman/listinfo/open-graphics
> List service provided by Duskglow Consulting, LLC (www.duskglow.com)
>



-- 
Timothy Normand Miller, PhD
Assistant Professor of Computer Science, Binghamton University
http://www.cs.binghamton.edu/~millerti/
Open Graphics Project
_______________________________________________
Open-graphics mailing list
[email protected]
http://lists.duskglow.com/mailman/listinfo/open-graphics
List service provided by Duskglow Consulting, LLC (www.duskglow.com)

Reply via email to