From: FengGao <gf91...@gmail.com>

This patch set add mips64 support, and common 64bit support.
I defined the target_ulong to support 32bits and 64bits address
as the same time, which come from QEMU.

FengGao (6):
  use target_ulong instead of uint
  add mips64 core files
  add mips64 pracc space to transfer data
  add mips64 ejtag instructions operation
  add mips64 dma read and write
  add mips64 5kc target

 configure.ac               |   13 +
 src/flash/nor/at91sam7.c   |    6 +-
 src/flash/nor/cfi.c        |    2 +-
 src/flash/nor/core.c       |    6 +-
 src/flash/nor/lpc2000.c    |    2 +-
 src/flash/nor/lpc2900.c    |    2 +-
 src/flash/nor/lpcspifi.c   |    2 +-
 src/helper/binarybuffer.h  |   61 ++
 src/helper/command.c       |    2 +
 src/helper/command.h       |    8 +
 src/helper/replacements.h  |   44 ++
 src/helper/time_support.c  |    2 +-
 src/helper/time_support.h  |    2 +-
 src/helper/types.h         |   71 ++-
 src/rtos/linux.c           |    4 +-
 src/target/Makefile.am     |   14 +-
 src/target/algorithm.c     |    4 +-
 src/target/algorithm.h     |    8 +-
 src/target/arm.h           |    8 +-
 src/target/arm11.c         |   42 +-
 src/target/arm720t.c       |    8 +-
 src/target/arm7_9_common.c |   42 +-
 src/target/arm7_9_common.h |   16 +-
 src/target/arm920t.c       |   24 +-
 src/target/arm920t.h       |    4 +-
 src/target/arm926ejs.c     |   16 +-
 src/target/arm926ejs.h     |    2 +-
 src/target/arm946e.c       |   16 +-
 src/target/arm_adi_v5.c    |    5 +-
 src/target/armv4_5.c       |   10 +-
 src/target/armv4_5_mmu.c   |    8 +-
 src/target/armv4_5_mmu.h   |    8 +-
 src/target/armv7a.h        |    4 +-
 src/target/armv7m.c        |   12 +-
 src/target/armv7m.h        |   10 +-
 src/target/avr32_ap7k.c    |   22 +-
 src/target/avrt.c          |    8 +-
 src/target/breakpoints.c   |   40 +-
 src/target/breakpoints.h   |   22 +-
 src/target/cortex_a.c      |   76 +--
 src/target/cortex_m.c      |   22 +-
 src/target/dsp563xx.c      |   62 +-
 src/target/dsp5680xx.c     |   20 +-
 src/target/feroceon.c      |    4 +-
 src/target/hla_target.c    |   22 +-
 src/target/image.c         |    8 +-
 src/target/image.h         |   16 +-
 src/target/mips32.c        |   10 +-
 src/target/mips32.h        |    8 +-
 src/target/mips32_pracc.c  |   11 +-
 src/target/mips64.c        |  814 ++++++++++++++++++++++++++
 src/target/mips64.h        |  299 ++++++++++
 src/target/mips64_5kc.c    | 1351 ++++++++++++++++++++++++++++++++++++++++++++
 src/target/mips64_5kc.h    |   57 ++
 src/target/mips64_dmaacc.c |  634 +++++++++++++++++++++
 src/target/mips64_dmaacc.h |   52 ++
 src/target/mips64_pracc.c  | 1044 ++++++++++++++++++++++++++++++++++
 src/target/mips64_pracc.h  |  112 ++++
 src/target/mips_ejtag.c    |  174 ++++++
 src/target/mips_ejtag.h    |   26 +
 src/target/mips_m4k.c      |   30 +-
 src/target/target.c        |  495 ++++++++++------
 src/target/target.h        |   64 ++-
 src/target/target_type.h   |   60 +-
 src/target/trace.c         |    6 +-
 src/target/trace.h         |    2 +-
 src/target/xscale.c        |   42 +-
 67 files changed, 5526 insertions(+), 575 deletions(-)
 create mode 100644 src/target/mips64.c
 create mode 100644 src/target/mips64.h
 create mode 100644 src/target/mips64_5kc.c
 create mode 100644 src/target/mips64_5kc.h
 create mode 100644 src/target/mips64_dmaacc.c
 create mode 100644 src/target/mips64_dmaacc.h
 create mode 100644 src/target/mips64_pracc.c
 create mode 100644 src/target/mips64_pracc.h

-- 
1.7.10.4


------------------------------------------------------------------------------
Symantec Endpoint Protection 12 positioned as A LEADER in The Forrester  
Wave(TM): Endpoint Security, Q1 2013 and "remains a good choice" in the  
endpoint security space. For insight on selecting the right partner to 
tackle endpoint security challenges, access the full report. 
http://p.sf.net/sfu/symantec-dev2dev
_______________________________________________
OpenOCD-devel mailing list
OpenOCD-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/openocd-devel

Reply via email to