On Thu, Jul 07, 2016 at 12:53:29PM +0800, Chen-Yu Tsai wrote: > >> In order to have that correctly propagated, you should register a new > >> mux here in the clock framework, and have all the other clocks using > >> that mux as a parent. > > > > I agree. Checking the diagram in subsection 1.5.2 of the A20 > > manual it seems, that LOSC can be a source for clocks like CPU and > > some SoC busses. So my patch could indeed mess with the whole > > clock tree. > > Within the current sunxi clk structure, the LOSC is registered as a fixed > 32.768 KHz clk. So this patch actually makes things right.
On the condition that the driver gets loaded, which is not guaranteed. Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com -- You received this message because you are subscribed to "rtc-linux". Membership options at http://groups.google.com/group/rtc-linux . Please read http://groups.google.com/group/rtc-linux/web/checklist before submitting a driver. --- You received this message because you are subscribed to the Google Groups "rtc-linux" group. To unsubscribe from this group and stop receiving emails from it, send an email to [email protected]. For more options, visit https://groups.google.com/d/optout.
signature.asc
Description: PGP signature
