Idwer Vollering vid...@gmail.com writes:
2010/10/7 Stefan Reinauer stefan.reina...@coresystems.de
On 10/6/10 2:27 PM, Idwer Vollering wrote:
2010/10/6 Uwe Hermann u...@hermann-uwe.de
See patch.
Here is a fix for building on 32-bit platforms:
See patch.
Next steps will be:
- Remove .c file includes from 440BX board's romstage.c files.
- Add L2 cache support from Keith Hui, and split CPU models before
that, as needed by that patch.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org |
Am 06.10.2010 19:17, schrieb Uwe Hermann:
Convert all Intel 440BX boards to Cache-as-RAM (CAR).
- Add select CACHE_AS_RAM in src/cpu/intel/slot_1/Kconfig.
- Add the following in src/cpu/intel/slot_1/Makefile.inc:
cpu_incs += $(src)/cpu/intel/car/cache_as_ram.inc
- Remove select
2010/10/6 Uwe Hermann u...@hermann-uwe.de
See patch.
Here is a fix for building on 32-bit platforms:
Index: src/northbridge/intel/i440bx/raminit.c
===
--- src/northbridge/intel/i440bx/raminit.c (revision 5917)
+++
On 10/6/10 2:27 PM, Idwer Vollering wrote:
2010/10/6 Uwe Hermann u...@hermann-uwe.de mailto:u...@hermann-uwe.de
See patch.
Here is a fix for building on 32-bit platforms:
Index: src/northbridge/intel/i440bx/raminit.c
===
2010/10/7 Stefan Reinauer stefan.reina...@coresystems.de
On 10/6/10 2:27 PM, Idwer Vollering wrote:
2010/10/6 Uwe Hermann u...@hermann-uwe.de
See patch.
Here is a fix for building on 32-bit platforms:
Index: src/northbridge/intel/i440bx/raminit.c
6 matches
Mail list logo
