On Wed, Oct 15, 2008 at 5:00 PM, ron minnich [EMAIL PROTECTED] wrote:
On Wed, Oct 15, 2008 at 1:27 PM, Myles Watson [EMAIL PROTECTED] wrote:
Here's the next part of the log now that I've enabled setup_realmode_idt
(I'm running it right before real_mode_switch_call_vga.
Copying VGA ROM
On Wed, Oct 15, 2008 at 5:44 PM, Carl-Daniel Hailfinger
[EMAIL PROTECTED] wrote:
On 16.10.2008 01:13, Peter Stuge wrote:
ron minnich wrote:
Myles, try setting -mregparm=0 and see if life is better.
Good find.
__attribute__((stdcall)) will do this for you.
It doesn't work for
On Thu, Oct 16, 2008 at 5:39 AM, Myles Watson [EMAIL PROTECTED] wrote:
tter.
I get a
Execution halted due to Stopping SimNow due to unhandled case(s)
EAX=0001 EBX=000163A8 ECX=80012010 EDX=0FDC
ESI=B10D EDI=0001 ESP=0F34 EBP=0020
CS=0010 DS=0018 ES=0018 FS=0018
On Thu, Oct 16, 2008 at 8:48 AM, Myles Watson [EMAIL PROTECTED] wrote:
Check PCI: 1022:2067
found
0xb102: return 0x120
the wrong # here?
Yes. It should be device # 4 as far as I can tell. In the debugger when I
do a config read to bus 1 dev 4 function 0 I get the right data back.
2008/10/16 ron minnich [EMAIL PROTECTED]
On Thu, Oct 16, 2008 at 5:39 AM, Myles Watson [EMAIL PROTECTED] wrote:
tter.
I get a
Execution halted due to Stopping SimNow due to unhandled case(s)
EAX=0001 EBX=000163A8 ECX=80012010 EDX=0FDC
ESI=B10D EDI=0001 ESP=0F34
On Thu, Oct 16, 2008 at 9:49 AM, ron minnich [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 8:48 AM, Myles Watson [EMAIL PROTECTED] wrote:
Check PCI: 1022:2067
found
0xb102: return 0x120
the wrong # here?
Yes. It should be device # 4 as far as I can tell. In the debugger
Myles Watson wrote:
On Thu, Oct 16, 2008 at 9:49 AM, ron minnich [EMAIL PROTECTED]
mailto:[EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 8:48 AM, Myles Watson [EMAIL PROTECTED]
mailto:[EMAIL PROTECTED] wrote:
Check PCI: 1022:2067
found
0xb102: return 0x120
-Original Message-
From: Marc Jones [mailto:[EMAIL PROTECTED]
Sent: Thursday, October 16, 2008 10:32 AM
To: Myles Watson
Cc: ron minnich; Tom Sylla; Coreboot
Subject: Re: [coreboot] SimNOW VGA int 1a
Myles Watson wrote:
On Thu, Oct 16, 2008 at 9:49 AM, ron minnich [EMAIL
On Thu, Oct 16, 2008 at 9:35 AM, Myles Watson [EMAIL PROTECTED] wrote:
Which BAR? What is the contents of 0xcf8? Not sure why, but writing
0x to a BAR is to get the size. It shoudl disable the device
before it does that but sometimes they are sloppy and don't.
cf8 = 0x80012010
bus
On Thu, Oct 16, 2008 at 1:25 PM, ron minnich [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 12:19 PM, Marc Jones [EMAIL PROTECTED] wrote:
AH! I see. We shouldn't be running out of the ROM. That will be slow. We
should copy the VGA BIOS to real memory and run it there.
Why are you
On Thu, Oct 16, 2008 at 12:30 PM, Myles Watson [EMAIL PROTECTED] wrote:
Wait a second. The reason this is broken is that the code setting the PCI
decode register is in the ROM. Can we fix this by calling
pci_conf1_write_config32 instead? It looks like it's in RAM.
sure, but ANY call to
On Thu, Oct 16, 2008 at 12:35 PM, Myles Watson [EMAIL PROTECTED] wrote:
All right. I guess I go back to being a lurker for a while until it gets
worked out :)
Myles, you debugged it, you get to tell me how to fix it :-)
ron
--
coreboot mailing list: coreboot@coreboot.org
On Thu, Oct 16, 2008 at 12:34 PM, ron minnich [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 12:32 PM, Marc Jones [EMAIL PROTECTED] wrote:
That gets us back to relocating or mutilple copies in the stages. I am ok
with multiple copies in the ROM but it should be on version in the source.
The
On Thu, Oct 16, 2008 at 12:41 PM, Myles Watson [EMAIL PROTECTED] wrote:
I'm showing my ignorance here. Conceptually couldn't you have a small area
set up like CAR for the shared portions? As long as it was all loaded
before probing wouldn't it always be accessed before the ROM?
It's
On 16.10.2008 21:38, ron minnich wrote:
On Thu, Oct 16, 2008 at 12:34 PM, ron minnich [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 12:32 PM, Marc Jones [EMAIL PROTECTED] wrote:
That gets us back to relocating or mutilple copies in the stages. I am ok
with multiple copies in the
On Thu, Oct 16, 2008 at 1:27 PM, Myles Watson [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 1:25 PM, ron minnich [EMAIL PROTECTED] wrote:
On Thu, Oct 16, 2008 at 12:19 PM, Marc Jones [EMAIL PROTECTED] wrote:
AH! I see. We shouldn't be running out of the ROM. That will be slow. We
On 16/10/08 12:46 -0700, ron minnich wrote:
On Thu, Oct 16, 2008 at 12:41 PM, Myles Watson [EMAIL PROTECTED] wrote:
I'm showing my ignorance here. Conceptually couldn't you have a small area
set up like CAR for the shared portions? As long as it was all loaded
before probing wouldn't it
On Thu, Oct 16, 2008 at 1:06 PM, Jordan Crouse [EMAIL PROTECTED] wrote:
I don't think this is really that big a deal. I don't think shared
functions hold any value for us other then the fact that it feels
right. With the right Makefile fu, we can make this painless for
the builder and the
SimNOW goes off into the weeds when int 1a is called. Here's the trace of
execution:
C000:0003 E9E200 jmp loc_00e8
C000:00E8 60 pusha
C000:00E9 E84331 call loc_322f
C000:322F B800C0 mov ax,c000
C000:3232 8ED8 mov ds,ax
C000:3234 BE
On Wed, Oct 15, 2008 at 3:56 PM, Myles Watson [EMAIL PROTECTED] wrote:
C000:3241 B802B1 mov ax,b102
C000:3244 CD1A int 1a
: FF
Yep, b102 is not a common signature.
I'm looking for the place where the interrupt vector was supposed to have
been set.
I am
-Original Message-
From: Tom Sylla [mailto:[EMAIL PROTECTED]
Sent: Wednesday, October 15, 2008 2:04 PM
To: Myles Watson
Cc: Coreboot; ron minnich
Subject: Re: [coreboot] SimNOW VGA int 1a
On Wed, Oct 15, 2008 at 3:56 PM, Myles Watson [EMAIL PROTECTED] wrote:
C000:3241 B802B1
Myles Watson wrote:
-Original Message-
From: Tom Sylla [mailto:[EMAIL PROTECTED]
Sent: Wednesday, October 15, 2008 2:04 PM
To: Myles Watson
Cc: Coreboot; ron minnich
Subject: Re: [coreboot] SimNOW VGA int 1a
On Wed, Oct 15, 2008 at 3:56 PM, Myles Watson [EMAIL PROTECTED] wrote:
C000
Here's the next part of the log now that I've enabled setup_realmode_idt
(I'm running it right before real_mode_switch_call_vga.
Copying VGA ROM image from 0xfe04 to 0xc, 0x8000 bytes
BREAK HERE run_bios = 0x944a
biosint: INT# 0x18
biosint: eax 0x2e ebx 0x1 ecx 0xfe4 edx 0xcf11c
Is int1a pci bios calls supported in the emulators?
It seems to work in v2. I've never looked at them before today.
Thanks,
Myles
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Myles Watson wrote:
Here's the next part of the log now that I've enabled setup_realmode_idt
(I'm running it right before real_mode_switch_call_vga.
Copying VGA ROM image from 0xfe04 to 0xc, 0x8000 bytes
BREAK HERE run_bios = 0x944a
biosint: INT# 0x18
biosint: eax 0x2e ebx 0x1
-Original Message-
From: Marc Jones [mailto:[EMAIL PROTECTED]
Sent: Wednesday, October 15, 2008 2:45 PM
To: Myles Watson
Cc: Tom Sylla; ron minnich; Coreboot
Subject: Re: [coreboot] SimNOW VGA int 1a
Myles Watson wrote:
Here's the next part of the log now that I've enabled
Myles Watson wrote:
-Original Message-
From: Marc Jones [mailto:[EMAIL PROTECTED]
Sent: Wednesday, October 15, 2008 2:45 PM
To: Myles Watson
Cc: Tom Sylla; ron minnich; Coreboot
Subject: Re: [coreboot] SimNOW VGA int 1a
Myles Watson wrote:
Here's the next part of the log now
On Wed, Oct 15, 2008 at 1:26 PM, Marc Jones [EMAIL PROTECTED] wrote:
Is int1a pci bios calls supported in the emulators?
yes they are.
I'm not sure what is going wrong here.
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Wed, Oct 15, 2008 at 1:27 PM, Myles Watson [EMAIL PROTECTED] wrote:
Here's the next part of the log now that I've enabled setup_realmode_idt
(I'm running it right before real_mode_switch_call_vga.
Copying VGA ROM image from 0xfe04 to 0xc, 0x8000 bytes
BREAK HERE run_bios =
ron minnich wrote:
Myles, try setting -mregparm=0 and see if life is better.
Good find.
I vote we get rid of this type of Cleverness. It's just not
performance critical in a bios. We're not an OS and we should keep
it simple. I don't think we'll live or die on 3 on-stack variables.
If it
let's look around:
gdb build/util/x86emu/vm86.o
Dump of assembler code for function biosint:
0x04f3 biosint+0: push %esi
0x04f4 biosint+1: mov%eax,%esi
0x04f6 biosint+3: push %ebx
0x04f7 biosint+4: sub$0x4,%esp
0x04fa biosint+7:
On Wed, Oct 15, 2008 at 4:27 PM, Myles Watson [EMAIL PROTECTED] wrote:
I'll be interested to see how much faster v3 is when it's not set to SPEW.
Right now it seems a lot slower than v2dsr on SimNOW.
v3 is far faster than romcc v2 of course. Is it faster than CAR v2?
that's not clear yet. My
Myles Watson wrote:
I'll be interested to see how much faster v3 is when it's not set
to SPEW.
Quite a lot on geodelx.
//Peter
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
33 matches
Mail list logo