otten when reading discussions about libre hardware for
general purpose computing.
Regards,
Merlin
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
otten when reading discussions about libre hardware for
general purpose computing.
Regards,
Merlin
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
etely* disable the ME on
Sandy/Ivy Bridge Thinkpads without the 30 minutes limit.
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
re usually goes for half of list if
> you want to try to get it for $150 or w/e.
>
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
KXvB+eId
> kuV8SYqq2W9tTMrrCP4m/5wbfEhku1SpU8j0kEnCD14UCNjjEmd2eJ2ZK6rHJf9p
> YvrGXyzPHBl3fNJaTEoLCGEzhEozX8M4rYdcKpLEbQZXWmJe9r94TXxMD5TIWlkZ
> TPhUsVdrPLpEMmzDSa8EOB3lGx9bMTR+GplKpAHnKg0+ZbeerEePyBnd4rzTjRAj
> Pk/iOvWWwdtYj1W5eIkCHtwsj4coyos1Pjq6opNfNlJQSbvKCZ3kH90TTV2Binc=
> =CT6t
ts their hardware scores,
instead of in what "freedom" or "security" category their hardware is
classified. I think the category approach pulls people more towards
libre-friendly hardware.
Btw, great effort and interesting discussion :)
Regards,
Merlin
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
t; =uc5x
> -END PGP SIGNATURE-
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
xeE3QKObSvC2waVkGq3cJzOGzfgtZb3Nwqrt6NZl4Cz5GMQM5MBV4jx4gGcO5
> rzRFbXZm/zOdICOc4c45n5B4P/kUz/AmkB6hVEgJjQHQS+p93sZ5xLVJlzqdDRk=
> =RcgR
> -END PGP SIGNATURE-
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
On Thu, 19 Jan 2017 19:38:34 -0600
Timothy Pearson <tpear...@raptorengineering.com> wrote:
> -BEGIN PGP SIGNED MESSAGE-
> Hash: SHA1
>
> On 01/19/2017 07:15 PM, Merlin Büge wrote:
> > On Thu, 19 Jan 2017 11:58:03 -0600
> > Timothy Pearson <tpea
On Thu, 19 Jan 2017 20:51:53 -0600
Timothy Pearson <tpear...@raptorengineering.com> wrote:
> -BEGIN PGP SIGNED MESSAGE-
> Hash: SHA1
>
> On 01/19/2017 08:48 PM, Merlin Büge wrote:
> >> But I have a problem with all that badmouthing of her I recently
> &g
/LP141WP2-TLB1.pdf
[1] G141C1-L01:
http://www.display-solution.com/pdf/tft-displays/Chi%20Mei%20Innolux/G141C1-L01_V2.0_20100802.pdf
Regards,
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
it applies to gm45 too. The code
> looks very similar.
To be honest -- I understand nearly nothing of it :/
Also note that all of this feels way above my skills - at least the coreboot /
Linux / software part.
Regards,
Merlin
[0]
http://www.display-solution.com/pdf/tft-displays/Chi%20M
emtest, which use text mode
instead of vesafb. So I think it's not possible to make it use 1680x1050.
Second, please try to break lines at 72 or 75 characters :)
Regards,
Merlin
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mail
and the laptop will shut down. It seems that
> it'll not happen with a 65W adapter.
Some user on #libreboot reported that with an X200 Tablet (similar hardware)
and EC v1.06 he had *not* this issue.
Regards,
Merlin
[0] http://www.thinkwiki.org/wiki/BIOS_update_without_optical_disk
--
Merlin Büge
gether - together we can make this happen!
Regards,
mearon
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
m/linuxbios@linuxbios.org/msg05929.html
(Taiidan:)
> > What would be really swell is a port to a nice 9xx series
> > motherboard,
> > both are quite old but the 8xx is even older.
Heh, when I read specs on those, they both still sound absolutely
high-end to me :P I find it s
its
in an Thinkpad X61. If you'd calculate US-based R, maybe this would
be in the range of Talos? Or at least it would sound unlikely to
realize in the first place...
Regards,
Merlin
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
and 4G RAM,
preferrable to someone in Germany or within the EU (shipping costs).
Regards,
Merlin
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
be able to port coreboot to your board.
> Sorry!
>
> Hopefully you will find someone else who can!
>
> Greetings,
> Renze
>
> On vr, 2016-12-16 at 14:09 +0100, Merlin Büge wrote:
> > Hi,
> >
> >
> > Taiidan and Renze, thank you for your responses.
>
om/raptor-computing-systems/talos-secure-workstation/updates/a-word-on-lockdown
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
ogramming-Adapter/1390203_32661448957.html>
> >
> >
> > --
> > coreboot mailing list: > coreboot@coreboot.org
> > https://www.coreboot.org/mailman/listinfo/coreboot
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://www.coreboot.org/mailman/listinfo/coreboot
ny other companies said wasn't possible AND made it
> reasonably priced for the level of juice you get - serious kudos to
> everyone involved in bringing talos to life <3
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://mail.coreboot.org/mailman/listinfo/coreboot
here is also a channel on freenode: #talos-workstation
>From what I've heard, pre-orders will close very soon, and it's unknown
if there will be a second production run of the boards...
Timothy, maybe you could shed some light on it?
Cheers,
Merlin
>
> --
> coreboot mailing lis
run role out the microcode update
> from Intel... so might be no problem to coreboot, right?
>
>
> best regards,
> akendo
>
> [0]https://download.lenovo.com/pccbbs/mobiles/8duj29us.txt
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
have authored on the repo.
I just want to mention:
Generally, helping out with documentation and (especially) code review
and even ordinary users who report bugs are also a value-add to the
coreboot project.
>
> Kyösti
>
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
for the
first time (now it worked!) :)
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
nently insecure without intervention
> from intel apparently)
>
> At this point even a massive performance loss is better than having
> to throw out so much now-useless hardware.
>
>
> --
> coreboot mailing list: coreboot@coreboot.org
> https://mail.coreboot.org/m
updates, AFAIK.
> I was and still am under the impression that fixing both issue
> classes requires microcode updates, can you link to a better
> explanation?
https://newsroom.intel.com/wp-content/uploads/sites/11/2018/01/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf
>
&
t;255" # T4: 200ms
>
> After that, things seem to work fine.
>
> I hope someone finds it useful if they replace their X200's screen
> with alternative one.
>
> Again thanks to Nico for help!
>
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
ling, I am not
> >sure which you want? The H8SCM needs a port whereas the KGPE-D16 is
> >fully functional and a great example of coreboot ports.
>
>
>
> ---
> Avast 防毒軟體已檢查此封電子郵件的病毒。
> https://www.avast.com/antivirus
--
Merlin Büge <t...@bluenox07.de>
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
> So you are saying that sandy and ivybridge have spectre microcode
> updates?
>
> I hate how unclear intel is about this.
https://newsroom.intel.com/wp-content/uploads/sites/11/2018/03/microcode-update-guidance.pdf
--
Merlin Büge
--
coreboot mailing list: coreboot@corebo
gt; >> background. I believe this is important when embarking on any
> >> project with a legacy.
> >>
> >> I know of libre-friendly POWER9 and RISC-V options. For example,
> >> I am currently learning my way around the Talos II (which is
> >> excellent). ARM-based systems have been elusive to me.
> >>
> >> Could you please give some examples of fully libre-friendly
> >> ARM-based boards or systems? Thanks!!
> >>
> >> Kind regards,
> >>
> >> Andrew
> >>
> >
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
d pressing
> the powerbutton results in what appears to be a fresh cold-boot.
>
> Does anyone know whether there is a specific coreboot/cmos option I
> could be missing or if it is a Qubes configuration issue?
>
> Kind regards,
>
> Pete
--
Merlin Büge
coreboot_d16_s3_debug_
available on the wiki:
https://wiki.raptorcs.com/wiki/Main_Page
Cheers, Merlin
PS: I know this isn't fully on-topic, so I hope nobody minds me
sharing it here.
PPS: There's a special pricing going on until monday midnight!
--
Merlin Büge
--
coreboot mailing list: coreboot@coreboot
e send an email to coreboot-le...@coreboot.org
--
Merlin Büge
kcma_boot0.cap
Description: application/vnd.tcpdump.pcap
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
jCn3lCl5ogAnT4ZRCqzo3
> 61Ao6dYmtYhaQ3JjZ+5bv3926ZwRjvr7i5t9bHf9THXCn1UobjY=
> =wYUt
> -END PGP SIGNATURE-
> ___
> coreboot mailing list -- coreboot@coreboot.org
> To unsubscribe send an email to coreboot-le...@coreboot.org
--
ever is necessary to
> > keep this platform alive. Positive feedback will help things rolling.
> >
> > Best Regards,
> > ___ > coreboot mailing list --
> > coreboot@coreboot.org > To unsubscribe send
> an email to coreboot-
about the current use of blobs in coreboot."
or something similar, again, linking to a place which explains the
current use of blobs in coreboot.
In any case, IMO it would be nice to keep it rather short and succinct
as it is now, and not bloat it up too much.
Cheers,
Merlin
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
like the idea of a very lightweight stack, which builds
> >> in minutes not hours, and needs maybe 32M of memory to run, and boots
> >> much faster, well, you might want to checkout u-bmc.
> >>
> >> https://github.com/u-root/u-bmc
> >>
> >> On
with a Programmer and testclip or only internally?
Yes, a SOIC16 testclip and an SPI programmer like the CH341a will work.
Merlin
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
mc
... as far as I can see, u-bmc doesn't support the AST2050 yet (the BMC
chip used by the KGPE-D16).
Merlin
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
he
following packages (on Debian):
autoconf automake gettext autopoint pkg-config grub-common libfreetype6-dev
unifont
Regards,
Merlin
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
cbfs_ro_map() and cbfs_ro_load()
https://review.coreboot.org/c/coreboot/+/39306
Attached is a working an non-working defconfig. Note that
CONFIG_NVRAMCUI_SECONDARY_PAYLOAD=y pulls in CONFIG_USE_OPTION_TABLE=y
as a dependency.
Regards,
--
Merlin Büge
coreboot-9d0cc2aea9_non-working.defconfig
fit nicely with
coreboot's philosophy (simplistic, no-frills, etc.).
Regards,
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
ention libera in their topic get forcibly taken over be the new
freenode staff and moved to the ## namespace, like here[0].
Personally, I want to move away from this network ASAP.
Regards,
--
Merlin Büge
[0] https://news.ycombinator.com/item?id=27
don't know).
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
e for
AntiTheft technology (apparently discontinued in 2015) or whatever...
Regards,
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
On Mon, 01 Nov 2021 17:50:08 +0100, bernd...@web.de wrote:
> Hi. Is the X220 (notebook model; not tablet model) supported, too?
Yes, X220 and X230 are both supported.
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscr
ing it yourself, be prepared that it will
take some time (several weeks+) and that you will have to learn a lot.
Good luck!
Merlin
--
Merlin Büge
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
. I was just thinking about HW-flashing the
X220.
Regards,
Merlin
>
>
> Hang in there
>
> //Peter
> ___
> coreboot mailing list -- coreboot@coreboot.org
> To unsubscribe send an email to coreboot-le...@coreboot.org
--
reboot.org/c/coreboot/+/64235
>
> I've tested it and it works :)
Thanks for the hint! That also worked for me, it's how I worked around
the issue a few weeks ago (with help from the friendly IRC channel :).
I can confirm it works with coreboot 4.16-838-gaa8b1f8b38.
he CS pin is usually active low and can easily be measured with a DMM while
idle: it should give 3.3 V.
Note that measuring Vcc is not enough, because those faulty CH341As often have
Vcc = 3.3 V and are marketed as 3.3V, but still use 5 V for the logic signals.
Regards,
Me
52 matches
Mail list logo