On Mon, Mar 7, 2022 at 3:30 PM Niranjana Vishwanathapura
wrote:
>
> VM_BIND design document with description of intended use cases.
>
> Signed-off-by: Niranjana Vishwanathapura
> ---
> Documentation/gpu/rfc/i915_vm_bind.rst | 210 +
> Documentation/gpu/rfc/index.rst
https://bugzilla.kernel.org/show_bug.cgi?id=205089
--- Comment #33 from Alex Deucher (alexdeuc...@gmail.com) ---
Please try newer or older mesa drivers if you can repro this with a particular
game like dota2. The kernel driver is just the messenger.
--
You may reply to this email to add a
On Mon, 21 Feb 2022 at 09:55, Maxime Ripard wrote:
>
> On Mon, Feb 21, 2022 at 08:28:35AM +0100, José Expósito wrote:
> > The function "drm_of_find_panel_or_bridge" has been deprecated in
> > favor of "devm_drm_of_get_bridge".
> >
> > Switch to the new function and reduce boilerplate.
> >
> >
On Renesas RZ/{G2L,V2L} platforms changing the lanes from 4 to 3 at
lower frequencies causes display instability. On such platforms, it
is better to avoid switching lanes from 4 to 3 as it needs different
set of PLL parameter constraints to make the display stable with 3
lanes.
This patch
On Renesas RZ/{G2L,V2L} platforms changing the lanes from 4 to 3 at
lower frequencies causes display instability. On such platforms, it
is better to avoid switching lanes from 4 to 3 as it needs different
set of PLL parameter constraints to make the display stable with 3
lanes.
This patch adds an
Hi,
On Tue, Mar 8, 2022 at 11:07 AM Douglas Anderson wrote:
>
> The bindings for bridge chips should also get the same maintainers
> entry so the right people get notified about bindings changes.
>
> Signed-off-by: Douglas Anderson
> ---
>
> MAINTAINERS | 1 +
> 1 file changed, 1 insertion(+)
Hi,
On Thu, Mar 3, 2022 at 3:02 PM Doug Anderson wrote:
>
> Hi,
>
> On Tue, Mar 1, 2022 at 6:11 PM Brian Norris wrote:
> >
> > DP AUX transactions can consist of many short operations. There's no
> > need to power things up/down in short intervals.
> >
> > I pick an arbitrary 100ms; for the
Set dmabuf handle to invalid for BOs that cannot be accessed using SDMA
during checkpoint/restore.
Signed-off-by: David Yat Sin
---
drivers/gpu/drm/amd/amdkfd/kfd_chardev.c | 8 ++--
include/uapi/linux/kfd_ioctl.h | 2 ++
2 files changed, 8 insertions(+), 2 deletions(-)
diff
On Tue, Mar 8, 2022 at 11:40 PM Shashank Sharma
wrote:
>
> From: Shashank Sharma
>
> This patch adds a new sysfs event, which will indicate
> the userland about a GPU reset, and can also provide
> some information like:
> - process ID of the process involved with the GPU reset
> - process name
Quoting Doug Anderson (2022-03-07 23:22:00)
> Hi,
>
> On Mon, Mar 7, 2022 at 10:00 AM Kieran Bingham
> wrote:
> >
> > From: Laurent Pinchart
> >
> > Despite the SN65DSI86 being an eDP bridge, on some systems its output is
> > routed to a DisplayPort connector. Enable DisplayPort mode when the
On Wed, Mar 9, 2022 at 12:54 PM Rajat Jain wrote:
>
> On Wed, Mar 9, 2022 at 7:06 AM Sean Paul wrote:
> >
> > From: Sean Paul
> >
> > This patch adds the necessary hooks to make amdgpu aware of privacy
> > screens. On devices with privacy screen drivers (such as thinkpad-acpi),
> > the amdgpu
or a Hi All,
On Thu, Oct 14, 2021 at 6:45 PM Jagan Teki wrote:
>
> Hi Laurent,
>
> On Fri, Oct 8, 2021 at 7:07 PM Laurent Pinchart
> wrote:
> >
> > Hello,
> >
> > On Fri, Oct 08, 2021 at 03:27:43PM +0200, Andrzej Hajda wrote:
> > > Hi,
> > >
> > > Removed my invalid email (I will update files
Hi,
On Tue, Mar 8, 2022 at 8:55 AM Vinod Polimera wrote:
>
> use max clock during probe/bind sequence from the opp table.
> The clock will be scaled down when framework sends an update.
>
> Signed-off-by: Vinod Polimera
> ---
> drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 3 +++
> 1 file changed,
Hi
Am 09.03.22 um 12:55 schrieb Dmitry Osipenko:
Hello,
On 3/9/22 11:59, Thomas Zimmermann wrote:
Hi
Am 08.03.22 um 14:17 schrieb Dmitry Osipenko:
Hello,
This patchset introduces memory shrinker for the VirtIO-GPU DRM driver.
During OOM, the shrinker will release BOs that are marked as
101 - 114 of 114 matches
Mail list logo