Re: [gem5-users] Kernel for x64

2020-02-25 Thread Muhammet Abdullah Soytürk
Hi Niranjan,

You can check this

tutorial to see which kernels are booting successfully.

Best,
Muhammet

niranjan soundararajan , 26 Şub 2020 Çar, 09:31
tarihinde şunu yazdı:

> Hello
>
> Has anyone got a recent Linux kernel (Ubuntu 18.0.4) for GEM5 working for
> x64 (x86 64 bit)? We are running into the following issues (when trying
> different kernel versions)
>
> 1. panic condition !pci_dev occurred: 00:01.4: Write to config space on
> non-existent PCI device
>
> 2. VFS: Cannot open root device "hda1" or unknown-block(0,0)
>
>
> Thanks
> Niranjan
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Kernel for x64

2020-02-25 Thread niranjan soundararajan
Hello

Has anyone got a recent Linux kernel (Ubuntu 18.0.4) for GEM5 working for
x64 (x86 64 bit)? We are running into the following issues (when trying
different kernel versions)

1. panic condition !pci_dev occurred: 00:01.4: Write to config space on
non-existent PCI device

2. VFS: Cannot open root device "hda1" or unknown-block(0,0)


Thanks
Niranjan
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] gem5 19 released!

2020-02-25 Thread Bobby Bruce
Dear all,

gem5-19.0.0.0 has officially been released! You can try out gem5-19 by
pulling the latest version of the code on our git repo's master branch
(which is now a "stable" branch that shall not change between releases):
https://gem5.googlesource.com/public/gem5

The main goal of the gem5-19 release was to test our release mechanisms to
make sure that things go smoothly for the first "RE-gem5" release (
http://www.gem5.org/project/2019/09/12/re-gem5.html). In this sense,
gem5-19 is a major success! We were able to find several bugs in our
release methodology that have been worked out. I’m hopeful that the gem5-20
release will not have any hiccups ;).
Jason Lowe-Power has written a blog post on our website which goes into
more detail about this release, discusses why releases are necessary,
answers some FAQs, and outlines future plans for the gem5 project:
http://www.gem5.org/project/2020/02/25/gem5-19.html

We wish to thank the gem5 community for their patience and support during
the development of this release. It is much appreciated.

Kind regards,
Bobby
--
Dr. Bobby R. Bruce
Room 2235,
Kemper Hall, UC Davis
Davis,
CA, 95616

web: https://www.bobbybruce.net
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] ARM SPI interrupt 1 to N model support

2020-02-25 Thread HENG ZHUO
Dear all,

I noticed that in ARM multi core fs simulation, SPI (shared processor 
interrupts, Ethernet interrupt for instance) is all handled by cpu0. I was 
looking for mechanisms letting all cpu involved in handling interrupts.

After some literature research and code digging, seems like 1-N (in gic v2) or 
1 of N (in gic v3) features is not supported. Am I missing something here or is 
this actually some features that are not supported now? 

Any help is appreciated! Thanks.

Best,
Heng 

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Paging in System Emulation Mode

2020-02-25 Thread Jason Lowe-Power
Hi Muhammet,

There is some work towards FS support in RISC-V. See
https://gem5.atlassian.net/browse/GEM5-367. You could contribute to that to
get it to a state that you can boot linux and then enable swapping. That
would also allow you to do multi-core RISC-V as well.

Cheers,
Jason

On Tue, Feb 25, 2020 at 8:18 AM Muhammet Abdullah Soytürk <
muhammetabdullahsoyt...@gmail.com> wrote:

> I want to explore the inputs that does not fit into the RAM. That’s why I
> need paging. Since I cannot run a multi core system with RISCV isa, I guess
> I have no way to do what I want to do. Do you have any suggestions?
>
> Best,
> Muhammet
>
> On 25 Feb 2020 Tue at 7:13 PM Jason Lowe-Power 
> wrote:
>
>> Hi Muhammet,
>>
>> As far as I know, this isn't possible. However, you can configure your
>> memory size to be as large as you need.
>>
>> Cheers,
>> Jason
>>
>> On Mon, Feb 24, 2020 at 11:51 PM Muhammet Abdullah Soytürk <
>> muhammetabdullahsoyt...@gmail.com> wrote:
>>
>>> Hi all,
>>>
>>> Is paging possible in system emulation mode? I want to simulate a system
>>> with RISCV isa and provide an input bigger than RAM size.
>>>
>>> Best,
>>> Muhammet
>>>
>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] RISC-V non-branch instructions detected as a branch

2020-02-25 Thread Hossein Golestani
Hello everyone,

I'm facing an issue regarding using the RISC-V ISA with the DerivO3CPU
model. Apparently, some RISC-V instructions are incorrectly detected as a
branch. Here's a piece of debugging output:
5682918000: system.switch_cpus.fetch: [tid:0] Instruction PC 0x10586 (0)
created [sn:1].
5682918000: system.switch_cpus.fetch: [tid:0] Instruction is: *c_fsd* fa5,
72(a5)
5682918000: system.switch_cpus.fetch: [tid:0] Fetch queue entry created
(1/32).
5682918000: system.switch_cpus.fetch: *Branch detected* with PC =
(0x10586=>0x10588).(0=>1)
5682918000: system.switch_cpus.fetch: [tid:0] *Done fetching*, predicted
branch instruction encountered.

c_fsd is a floating-point store rather than a branch. I observed such an
issue for other non-branch instructions, including c_ld, c_sd, and c_mv. As
you can see, this problem seems to have to do with RISC-V compressed
instructions, as also suggested in a previous post (link
). This
problem causes inaccuracies in performance modeling of the OoO core, that
is, since branch prediction needs to be performed at the fetch stage, no
other instruction (as far as fetch bandwidth allows) is fetched after the
wrong branches.

Looking a bit in the code of the DefaultFetch::fetch function in
src/cpu/o3/fetch_impl.hh, it seems thisPC.branching() returns true for the
instructions mentioned above. For the RISC-V ISA, this function is
implemented in src/arc/riscv/types.hh.

Before trying to solve this problem on my own, I just wanted to report it
here to see if anyone can help. I will send a follow-up email if I make
progress on this.

By the way, I'm using the commit c4724cac6 of gem5 (3 months old as of
today).

Thanks,
Hossein
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Fw: Asim benchmarks on gem5

2020-02-25 Thread ABD ALRHMAN ABO ALKHEEL
Hi All,

I have run the following command but the rcS script is not working. Any help 
would be appreciated.


The output on system.terminal

ALSA device list:
  No soundcards found.
input: AT Raw Set 2 keyboard as 
/devices/smb.14/motherboard.15/iofpga.17/1c06.kmi/serio0/input/input0
input: touchkitPS/2 eGalax Touchscreen as 
/devices/smb.14/motherboard.15/iofpga.17/1c07.kmi/serio1/input/input2
EXT2-fs (sda1): warning: mounting unchecked fs, running e2fsck is recommended
VFS: Mounted root (ext2 filesystem) on device 8:1.
Freeing unused kernel memory: 292K (806d1000 - 8071a000)
init: cannot open '/initlogo.rle'
init: cannot find '/system/etc/install-recovery.sh', disabling 'flash_recovery'
init: using deprecated syntax for specifying property 'persist.sys.usb.config', 
use ${name} instead
init: using deprecated syntax for specifying property 'sys.usb.config', use 
${name} instead
init: using deprecated syntax for specifying property 'sys.usb.config', use 
${name} instead
random: servicemanager urandom read with 19 bits of entropy available
/system/bin/sh: No controlling tty: open /dev/tty: No such device or address
/system/bin/sh: warning: won't have full job control
root@android:/ # init: untracked pid 979 exited




I used this command:

./build/ARM/gem5.opt configs/example/fs.py --cpu-type=AtomicSimpleCPU 
--mem-type=SimpleMemory --machine-type=VExpress_EMM --os-type=android-ics 
--kernel=/home/abdkhail/gem5/full_system_images/binaries/vmlinux.vexpress_emm.20170616
 
--disk-image=/home/abdkhail/gem5/full_system_images/disks/ARMv7a-ICS-Android.SMP.Asimbench-v3.img
 
--dtb-filename=/home/abdkhail/gem5/full_system_images/binaries/vexpress-v2p-ca15-tc1-gem5_1cpus.20170616.dtb
 --mem-size=1800MB -n 1 
--script=/home/abdkhail/gem5/full_system_images/asimbench_boot_scripts/test.rcS

The test.rcS
#!/bin/sh


echo "Starting sfw test..."

/sbin/m5 resetstats

echo "HI"

/sbin/m5 dumpstats

echo "finished sfw test, exiting..."

/sbin/m5 exit
/sbin/m5 exit

From: gem5-users  on behalf of ABD ALRHMAN ABO 
ALKHEEL 
Sent: Tuesday, February 25, 2020 5:32:56 AM
To: Ciro Santilli ; gem5 users mailing list 
; gem5-users 
Subject: Re: [gem5-users] Fw: Asim benchmarks on gem5

Hi All,

I have run the following command but the rcS script is not working. Any help 
would be appreciated.


The output on system.terminal

ALSA device list:
  No soundcards found.
input: AT Raw Set 2 keyboard as 
/devices/smb.14/motherboard.15/iofpga.17/1c06.kmi/serio0/input/input0
input: touchkitPS/2 eGalax Touchscreen as 
/devices/smb.14/motherboard.15/iofpga.17/1c07.kmi/serio1/input/input2
EXT2-fs (sda1): warning: mounting unchecked fs, running e2fsck is recommended
VFS: Mounted root (ext2 filesystem) on device 8:1.
Freeing unused kernel memory: 292K (806d1000 - 8071a000)
init: cannot open '/initlogo.rle'
init: cannot find '/system/etc/install-recovery.sh', disabling 'flash_recovery'
init: using deprecated syntax for specifying property 'persist.sys.usb.config', 
use ${name} instead
init: using deprecated syntax for specifying property 'sys.usb.config', use 
${name} instead
init: using deprecated syntax for specifying property 'sys.usb.config', use 
${name} instead
random: servicemanager urandom read with 19 bits of entropy available
/system/bin/sh: No controlling tty: open /dev/tty: No such device or address
/system/bin/sh: warning: won't have full job control
root@android:/ # init: untracked pid 979 exited




I used this command:

./build/ARM/gem5.opt configs/example/fs.py --cpu-type=AtomicSimpleCPU 
--mem-type=SimpleMemory --machine-type=VExpress_EMM --os-type=android-ics 
--kernel=/home/abdkhail/gem5/full_system_images/binaries/vmlinux.vexpress_emm.20170616
 
--disk-image=/home/abdkhail/gem5/full_system_images/disks/ARMv7a-ICS-Android.SMP.Asimbench-v3.img
 
--dtb-filename=/home/abdkhail/gem5/full_system_images/binaries/vexpress-v2p-ca15-tc1-gem5_1cpus.20170616.dtb
 --mem-size=1800MB -n 1 
--script=/home/abdkhail/gem5/full_system_images/asimbench_boot_scripts/test.rcS

The test.rcS
#!/bin/sh


echo "Starting sfw test..."

/sbin/m5 resetstats

echo "HI"

/sbin/m5 dumpstats

echo "finished sfw test, exiting..."

/sbin/m5 exit
/sbin/m5 exit



From: Ciro Santilli 
Sent: Friday, February 21, 2020 2:10 PM
To: gem5 users mailing list ; ABD ALRHMAN ABO ALKHEEL 
; gem5-users 
Subject: Re: [gem5-users] Fw: Asim benchmarks on gem5

I'm afraid I don't have a super automated setup that just works for
Android, and haven't done this myself specifically, but here are some
thoughts:

- those instructions are like large part of the wiki old and may have
stopped working --machine-type=VExpress_EMM is not recommended anymore,
the default and recommended and often tested platform is VExpress_GEM5_V1
- try one of the newer kernels
- is it really representative to run experiments on 32-bit arm now that
all Android phones are 64-bit?

On 2/21/20 12:16 PM, ABD ALRHMAN ABO ALKHEEL 

Re: [gem5-users] Paging in System Emulation Mode

2020-02-25 Thread Muhammet Abdullah Soytürk
I want to explore the inputs that does not fit into the RAM. That’s why I
need paging. Since I cannot run a multi core system with RISCV isa, I guess
I have no way to do what I want to do. Do you have any suggestions?

Best,
Muhammet

On 25 Feb 2020 Tue at 7:13 PM Jason Lowe-Power  wrote:

> Hi Muhammet,
>
> As far as I know, this isn't possible. However, you can configure your
> memory size to be as large as you need.
>
> Cheers,
> Jason
>
> On Mon, Feb 24, 2020 at 11:51 PM Muhammet Abdullah Soytürk <
> muhammetabdullahsoyt...@gmail.com> wrote:
>
>> Hi all,
>>
>> Is paging possible in system emulation mode? I want to simulate a system
>> with RISCV isa and provide an input bigger than RAM size.
>>
>> Best,
>> Muhammet
>>
> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Paging in System Emulation Mode

2020-02-25 Thread Jason Lowe-Power
Hi Muhammet,

As far as I know, this isn't possible. However, you can configure your
memory size to be as large as you need.

Cheers,
Jason

On Mon, Feb 24, 2020 at 11:51 PM Muhammet Abdullah Soytürk <
muhammetabdullahsoyt...@gmail.com> wrote:

> Hi all,
>
> Is paging possible in system emulation mode? I want to simulate a system
> with RISCV isa and provide an input bigger than RAM size.
>
> Best,
> Muhammet
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users