On 27/01/2020 07:37, Jan Kiszka wrote:
> From: Jan Kiszka
>
> Lots of things changed since the file was last touched. Add the
> hypercall ABIs for non-Intel-x86, update the "CPU Get Info" hypercall
> with new statistic types, and extend the Comm Region description with
> the console and
On 27/01/2020 07:37, Jan Kiszka wrote:
> From: Jan Kiszka
>
> Better pad than rely on both sides using the same compiler logic.
Ack. But shouldn't we then, in turn, use __attribute__((unpacked)) to
avoid that the compiler accidentally does some other unintended
alignment / reordering?
>
>
On 27/01/2020 07:37, Jan Kiszka wrote:
> From: Jan Kiszka
>
> This field is static, thus volatile is not appropriate. Rephrase the
> field and flags documentation for a clearer wording.
>
> Signed-off-by: Jan Kiszka
> ---
> include/jailhouse/hypercall.h | 8
> 1 file changed, 4
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
This field is static, thus volatile is not appropriate. Rephrase the
field and flags documentation for a clearer wording.
Signed-off-by: Jan Kiszka
---
include/jailhouse/hypercall.h | 8
From: Jan Kiszka
This allows to mitigate CVE-2018-12207: On affected Intel machines, a
guest can trigger an unrecoverable machine check exception when running
a certain code pattern on an executable huge page. The suggested
mitigation pattern of Intel involves on-demand break-up of huge pages
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
Better pad than rely on both sides using the same compiler logic.
Ack. But shouldn't we then, in turn, use __attribute__((unpacked)) to
avoid that the compiler accidentally does some other
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
Lots of things changed since the file was last touched. Add the
hypercall ABIs for non-Intel-x86, update the "CPU Get Info" hypercall
with new statistic types, and extend the Comm Region
Branch: refs/heads/master
Home: https://github.com/siemens/jailhouse
Commit: 10b3d473fb1e0938278b01ede8beb7bc881724a3
https://github.com/siemens/jailhouse/commit/10b3d473fb1e0938278b01ede8beb7bc881724a3
Author: Nikhil Devshatwar
Date: 2020-01-13 (Mon, 13 Jan 2020)
Changed
On 27/01/20 10:03 pm, Jan Kiszka wrote:
On 27.01.20 17:13, Nikhil Devshatwar wrote:
On 27/01/20 9:30 pm, Ralf Ramsauer wrote:
On 27/01/2020 15:49, Jan Kiszka wrote:
On 27.01.20 14:56, nikhil.nd via Jailhouse wrote:
From: Nikhil Devshatwar
This series adds support for partitioning
On 27.01.20 20:41, Nikhil Devshatwar wrote:
On 27/01/20 10:03 pm, Jan Kiszka wrote:
On 27.01.20 17:13, Nikhil Devshatwar wrote:
On 27/01/20 9:30 pm, Ralf Ramsauer wrote:
On 27/01/2020 15:49, Jan Kiszka wrote:
On 27.01.20 14:56, nikhil.nd via Jailhouse wrote:
From: Nikhil Devshatwar
On 27/01/20 9:30 pm, Ralf Ramsauer wrote:
On 27/01/2020 15:49, Jan Kiszka wrote:
On 27.01.20 14:56, nikhil.nd via Jailhouse wrote:
From: Nikhil Devshatwar
This series adds support for partitioning registers across different
cells
in the Jailhouse. Jailhouse supports partitioning memory
On 27.01.20 13:15, Jan Kiszka wrote:
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
Better pad than rely on both sides using the same compiler logic.
Ack. But shouldn't we then, in turn, use __attribute__((unpacked)) to
avoid that the
Branch: refs/heads/next
Home: https://github.com/siemens/jailhouse
Commit: b310eaa9c02509a04ad2db0808bd66d7884747ca
https://github.com/siemens/jailhouse/commit/b310eaa9c02509a04ad2db0808bd66d7884747ca
Author: Jan Kiszka
Date: 2020-01-27 (Mon, 27 Jan 2020)
Changed paths:
On 27/01/20 7:26 pm, nikhil...@ti.com wrote:
From: Nikhil Devshatwar
Signed-off-by: Nikhil Devshatwar
Ignore this patch, sent by mistake in the regmap series.
I will send this separately with proper commit message
Nikhil D
---
configs/arm64/k3-j721e-evm-linux-demo.c | 16
On 27/01/2020 15:45, Jan Kiszka wrote:
> On 27.01.20 15:22, Ralf Ramsauer wrote:
>>
>>
>> On 27/01/2020 14:39, Jan Kiszka wrote:
>>> On 27.01.20 13:15, Jan Kiszka wrote:
On 27.01.20 12:40, Ralf Ramsauer wrote:
>
>
> On 27/01/2020 07:37, Jan Kiszka wrote:
>> From: Jan Kiszka
On 27.01.20 14:56, nikhil.nd via Jailhouse wrote:
From: Nikhil Devshatwar
This series adds support for partitioning registers across different cells
in the Jailhouse. Jailhouse supports partitioning memory regions; where it uses
MMU mapping for page aligned regions and subpage handler for non
From: Jan Kiszka
This allows to mitigate CVE-2018-12207: On affected Intel machines, a
guest can trigger an unrecoverable machine check exception when running
a certain code pattern on an executable huge page. The suggested
mitigation pattern of Intel involves on-demand break-up of huge pages
Branch: refs/heads/coverity_scan
Home: https://github.com/siemens/jailhouse
--
You received this message because you are subscribed to the Google Groups
"Jailhouse" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to
From: Nikhil Devshatwar
Signed-off-by: Nikhil Devshatwar
---
configs/arm64/k3-j721e-evm-linux-demo.c | 16 +++-
1 file changed, 15 insertions(+), 1 deletion(-)
diff --git a/configs/arm64/k3-j721e-evm-linux-demo.c
b/configs/arm64/k3-j721e-evm-linux-demo.c
index 9a853e9a..47ad32ea
From: Nikhil Devshatwar
Implement regmap as a unit, Use reg_map_data as book keeping
data structure per cell.
Register a MMIO handler for each regmap region and handle the
mmio access based on the regmap described in the config.
Implement the regmap_modify_root to map and unmap the regmap
From: Nikhil Devshatwar
Add regmaps to cover PADCONFIG registers in CTRL_MMR in J721e.
Describe the ownership for PAD registers in bitmap.
Enable serdes and UART control registers.
Signed-off-by: Nikhil Devshatwar
---
configs/arm64/k3-j721e-evm-linux-demo.c | 25 +
From: Nikhil Devshatwar
This series adds support for partitioning registers across different cells
in the Jailhouse. Jailhouse supports partitioning memory regions; where it uses
MMU mapping for page aligned regions and subpage handler for non aligned
regions.
However, most of the embedded
From: Nikhil Devshatwar
Typical SoCs tend to have hardware blocks where you have to
partition the resources at a register level.
e.g. pinmux, clock control, and other common registers need to be
partitioned at register level granularity.
Adding jailhouse_mem_region for each register does not
On 27.01.20 15:22, Ralf Ramsauer wrote:
On 27/01/2020 14:39, Jan Kiszka wrote:
On 27.01.20 13:15, Jan Kiszka wrote:
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
Better pad than rely on both sides using the same compiler logic.
Ack.
Branch: refs/heads/next
Home: https://github.com/siemens/jailhouse
Commit: 8ff901900daac91c3721f88e221883b56c74549f
https://github.com/siemens/jailhouse/commit/8ff901900daac91c3721f88e221883b56c74549f
Author: Jan Kiszka
Date: 2020-01-27 (Mon, 27 Jan 2020)
Changed paths:
From: Jan Kiszka
Better pad than rely on both sides using the same compiler logic.
Signed-off-by: Jan Kiszka
---
include/arch/arm-common/asm/jailhouse_hypercall.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/arch/arm-common/asm/jailhouse_hypercall.h
From: Jan Kiszka
Lots of things changed since the file was last touched. Add the
hypercall ABIs for non-Intel-x86, update the "CPU Get Info" hypercall
with new statistic types, and extend the Comm Region description with
the console and non-x86 extensions added meanwhile.
Signed-off-by: Jan
Branch: refs/heads/coverity_scan
Home: https://github.com/siemens/jailhouse
--
You received this message because you are subscribed to the Google Groups
"Jailhouse" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to
Changes in v2 (all reported by Ralf):
- add patch to mark jailhouse_comm_region packed
- fix ARM API of "CPU Get Info"
Jan
CC: Jan Kiszka
Jan Kiszka (4):
core: Tune comm region's flags field definition and documentation
arm/arm64: Pad comm region to natural alignment
core: Mark
From: Jan Kiszka
This field is static, thus volatile is not appropriate. Rephrase the
field and flags documentation for a clearer wording.
Signed-off-by: Jan Kiszka
---
include/jailhouse/hypercall.h | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git
From: Jan Kiszka
Ensure that we do not deviate in alignments, even if the currently
achieved natural one should once be violated.
Signed-off-by: Jan Kiszka
---
include/arch/arm/asm/jailhouse_hypercall.h | 2 +-
include/arch/arm64/asm/jailhouse_hypercall.h | 2 +-
From: Jan Kiszka
Add an entry about VT-d modernization, refine the SMMU to-do now that v3
is available, and drop big-endian - not relevant on ARM in the
foreseeable future.
Signed-off-by: Jan Kiszka
---
TODO.md | 9 -
1 file changed, 4 insertions(+), 5 deletions(-)
diff --git
On 27/01/2020 14:39, Jan Kiszka wrote:
> On 27.01.20 13:15, Jan Kiszka wrote:
>> On 27.01.20 12:40, Ralf Ramsauer wrote:
>>>
>>>
>>> On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan Kiszka
Better pad than rely on both sides using the same compiler logic.
>>>
>>> Ack. But
From: Jan Kiszka
JAILHOUSE_HVC_CODE is the same, most of the JAILHOUSE_CPU_STAT_VMEXITS_*
are, and when we move struct jailhouse_comm_region, we can save
COMM_REGION_COMMON_PLATFORM_INFO.
Signed-off-by: Jan Kiszka
---
include/arch/arm-common/asm/jailhouse_hypercall.h | 27
On 27.01.20 15:58, Ralf Ramsauer wrote:
On 27/01/2020 15:45, Jan Kiszka wrote:
On 27.01.20 15:22, Ralf Ramsauer wrote:
On 27/01/2020 14:39, Jan Kiszka wrote:
On 27.01.20 13:15, Jan Kiszka wrote:
On 27.01.20 12:40, Ralf Ramsauer wrote:
On 27/01/2020 07:37, Jan Kiszka wrote:
From: Jan
Branch: refs/heads/next
Home: https://github.com/siemens/jailhouse
Commit: 8c51dd45ad98f71e693d98b89dd85e45ab10c069
https://github.com/siemens/jailhouse/commit/8c51dd45ad98f71e693d98b89dd85e45ab10c069
Author: Jan Kiszka
Date: 2020-01-27 (Mon, 27 Jan 2020)
Changed paths:
On 27.01.20 17:13, Nikhil Devshatwar wrote:
On 27/01/20 9:30 pm, Ralf Ramsauer wrote:
On 27/01/2020 15:49, Jan Kiszka wrote:
On 27.01.20 14:56, nikhil.nd via Jailhouse wrote:
From: Nikhil Devshatwar
This series adds support for partitioning registers across different
cells
in the
37 matches
Mail list logo
