From: Xuelin Shi xuelin@freescale.com
The RaidEngine is a new FSL hardware used for Raid5/6 acceration.
This patch enables the RaidEngine functionality and provides
hardware offloading capability for memcpy, xor and pq computation.
It works with async_tx.
Signed-off-by: Harninder Rai
From: Wang Dongsheng dongsheng.w...@freescale.com
PCI controller disable PME message report feature, that shouldn't
have happened. Fix it and enable PME message report feature.
Signed-off-by: Wang Dongsheng dongsheng.w...@freescale.com
diff --git a/arch/powerpc/sysdev/fsl_pci.c
From: Wang Dongsheng dongsheng.w...@freescale.com
Root cause is pcie power management state transition need a delay.
The delay time define in PCI Bus Power Management Interface Specification.
D0, D1 or D2 -- D3 need to delay 10ms.
D3 -- D0 need to delay 10ms.
Signed-off-by: Wang Dongsheng
Hi all,
Please ignore this patch. :(
I will resend it. Because I found when e1000 card plug in P1020 PCIe slot 2, we
need more delay time
to let EP device return back.
Regards,
-Dongsheng
-Original Message-
From: Dongsheng Wang [mailto:dongsheng.w...@freescale.com]
Sent: Tuesday,
Numa fault is a method which help to achieve auto numa balancing.
When such a page fault takes place, the page fault handler will check
whether the page is placed correctly. If not, migration should be
involved to cut down the distance between the cpu and pages.
A pte with _PAGE_NUMA help to
On Mon, 2014-04-14 at 14:58 -0400, Joseph Salisbury wrote:
After further review, it appears ppc does not actually use the define
in
the ppc headers but uses the common generic
default(include/uapi/asm-generic/setup.h). COMMAND_LINE_SIZE should
probably become a kernel config option. Do
2013/7/14 Gerhard Sittig g...@denx.de:
this series
- introduces slave s/g support (that's support for DMA transfers which
involve peripherals in contrast to mem-to-mem transfers)
- adds device tree based lookup support for DMA channels
- combines floating patches and related feedback which
Introduce support for slave s/g transfer preparation and the associated
device control callback in the MPC512x DMA controller driver, which adds
support for data transfers between memory and peripheral I/O to the
previously supported mem-to-mem transfers.
Signed-off-by: Alexander Popov
Concentrate the specific code for MPC8308 in the 'if' branch
and handle MPC512x in the 'else' branch.
This modification only reorders instructions but doesn't change behaviour.
Signed-off-by: Alexander Popov a13xp0p0...@gmail.com
Acked-by: Anatolij Gustschin ag...@denx.de
Acked-by: Gerhard Sittig
Fix mpc_dma_probe() error path and mpc_dma_remove(): manually free IRQs and
dispose IRQ mappings before devm_* takes care of other resources.
Moreover replace devm_request_irq() with request_irq() since there is no need
to use it because the original code always frees IRQ manually with
This patch adds a new common OF dma xlate callback function which will match a
channel by it's id. The binding expects one integer argument which it will use
to
lookup the channel by the id.
Unlike of_dma_simple_xlate this function is able to handle a system with
multiple DMA controllers. When
Introduce a device tree binding document for the MPC512x DMA controller
Signed-off-by: Gerhard Sittig g...@denx.de
Signed-off-by: Alexander Popov a13xp0p0...@gmail.com
---
.../devicetree/bindings/dma/mpc512x-dma.txt| 51 ++
1 file changed, 51 insertions(+)
create
Register the controller for device tree based lookup of DMA channels
(non-fatal for backwards compatibility with older device trees) and
provide the '#dma-cells' property in the shared mpc5121.dtsi file
Signed-off-by: Gerhard Sittig g...@denx.de
Signed-off-by: Alexander Popov
On 04/15/2014 12:28 AM, Scott Wood wrote:
On Mon, 2014-04-14 at 14:35 +0200, Martijn de Gouw wrote:
+ lbc: localbus@ffe124000 {
+ reg = 0xf 0xfe124000 0 0x1000;
+ ranges = 0 0 0xf 0xef80 0x80;
+
+ flash@0,0 {
+
On Tue, Apr 15, 2014 at 1:36 PM, Geert Uytterhoeven
ge...@linux-m68k.org wrote:
Below is the list of build error/warning regressions/improvements in
v3.15-rc1[1] compared to v3.14[2].
Summarized:
- build errors: +30/-3
30 regressions:
+
CHK include/config/kernel.release
CHK include/generated/uapi/linux/version.h
CHK include/generated/utsrelease.h
...
Building modules, stage 2.
WARNING: 1 bad relocations
c13d6a30 R_PPC64_ADDR64uprobes_fetch_type_table
WRAParch/powerpc/boot/zImage.pseries
- 24x7 and gpci probing now uses pr_debug() and doesn't pad to 80 characters
- Catalog access is fixed for LE kernels
- remove c99 feature sparse doesn't like
- 1 device attr made static
Cody P Schafer (6):
powerpc/perf/hv_24x7: probe errors changed to pr_debug(), padding
fixed
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-gpci.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/powerpc/perf/hv-gpci.c b/arch/powerpc/perf/hv-gpci.c
index 8fee1dc..c9d399a 100644
--- a/arch/powerpc/perf/hv-gpci.c
+++
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-24x7.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/powerpc/perf/hv-24x7.c b/arch/powerpc/perf/hv-24x7.c
index 3e8f60a..95a67f8 100644
--- a/arch/powerpc/perf/hv-24x7.c
+++
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-24x7.c | 20
1 file changed, 16 insertions(+), 4 deletions(-)
diff --git a/arch/powerpc/perf/hv-24x7.c b/arch/powerpc/perf/hv-24x7.c
index f5bca73..3e8f60a 100644
--- a/arch/powerpc/perf/hv-24x7.c
fixup for powerpc/perf: Add support for the hv 24x7 interface
Makes the not enabled message less awful (and hides it in most cases).
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-24x7.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git
fixup for powerpc/perf: Add support for the hv gpci (get performance
counter info) interface.
Makes the not enabled message less awful (and hidden unless
debugging).
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-gpci.c | 4 ++--
1 file changed, 2 insertions(+),
The catalog version number was changed from a be32 (with proceeding
32bits of padding) to a be64, update the code to treat it as a be64
Signed-off-by: Cody P Schafer c...@linux.vnet.ibm.com
---
arch/powerpc/perf/hv-24x7.c | 8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git
On Tue, 2014-04-15 at 13:24 +0200, Martijn de Gouw wrote:
On 04/15/2014 12:28 AM, Scott Wood wrote:
On Mon, 2014-04-14 at 14:35 +0200, Martijn de Gouw wrote:
+ lbc: localbus@ffe124000 {
+ reg = 0xf 0xfe124000 0 0x1000;
+ ranges = 0 0 0xf 0xef80 0x80;
+
+
From: Martijn de Gouw martijn.de.g...@prodrive.nl
OCA4080 overview:
- 1.466 GHz Freescale QorIQ P4080E Processor
- 4Gbyte DDR3 on board
- 8Mbyte Nor flash
- Serial RapidIO 1.2
- 1 x 10/100/1000 BASE-T front ethernet
- 1 x 1000 BASE-BX ethernet on AMC connector
Signed-off-by: Martijn de Gouw
On Mon, 2014-04-14 at 21:19 -0500, Wang Dongsheng-B40534 wrote:
-Original Message-
From: Wood Scott-B07421
Sent: Tuesday, April 15, 2014 7:27 AM
To: Wang Dongsheng-B40534
Cc: Jin Zhengxiong-R64188; Li Yang-Leo-R58472; Zhao Chenhui-B35336;
linuxppc-
d...@lists.ozlabs.org
On Tue, 2014-04-15 at 13:53 +0800, Dongsheng Wang wrote:
From: Wang Dongsheng dongsheng.w...@freescale.com
Corenet_generic is a generic platform initialization. Those based on
the corenet_generic board maybe need a particular initialize to
enable/set some IP-Blocks. So add Fix Generic
On Mon, 2014-04-14 at 22:23 -0500, Wang Dongsheng-B40534 wrote:
-Original Message-
From: Wood Scott-B07421
Sent: Tuesday, April 15, 2014 7:36 AM
To: Wang Dongsheng-B40534
Cc: Jin Zhengxiong-R64188; Li Yang-Leo-R58472; Zhao Chenhui-B35336;
linuxppc-
d...@lists.ozlabs.org
On Tue, 2014-04-15 at 15:43 +0800, Dongsheng Wang wrote:
From: Wang Dongsheng dongsheng.w...@freescale.com
Root cause is pcie power management state transition need a delay.
The delay time define in PCI Bus Power Management Interface Specification.
D0, D1 or D2 -- D3 need to delay 10ms.
The cpufreq core now supports the cpufreq_for_each_entry and
cpufreq_for_each_valid_entry macros helpers for iteration over the
cpufreq_frequency_table, so use them.
It should have no functional changes.
Signed-off-by: Stratos Karafotis strat...@semaphore.gr
---
drivers/cpufreq/acpi-cpufreq.c
-Original Message-
From: Wood Scott-B07421
Sent: Wednesday, April 16, 2014 3:39 AM
To: Wang Dongsheng-B40534
Cc: Jin Zhengxiong-R64188; haoke...@gmail.com; Kushwaha Prabhakar-B32579;
linuxppc-dev@lists.ozlabs.org
Subject: Re: [PATCH v2 1/2] fsl/corenet_generic: add a particular
On 04/08/2014 11:19 AM, Michael wang wrote:
Since v1:
Edited the comment according to Srivatsa's suggestion.
During the testing, we encounter below WARN followed by Oops:
Is there any more comments on this issue? Should we apply this fix?
Regards,
Michael Wang
WARNING: at
32 matches
Mail list logo
