On Monday 31 October 2011 09:39:12 Dirk Eibach wrote:
Signed-off-by: Dirk Eibach eib...@gdsys.de
Acked-by: Stefan Roese s...@denx.de
Thanks,
Stefan
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
*Hi Sir,*
**
*I am able read 12kb size into my memory using below command *
**
*= fatload usb 0:1 40 debug.txt 3000
reading debug.txt*
*12288 bytes read*
**
* but I give same command even one byte more the board crashes and
restarts.*
**
*suppose if I given *
= fatload usb 0:1 40
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Monday, October 31, 2011 8:36 PM
To: Prafulla Wadaskar; u-boot@lists.denx.de
Subject: [PATCH 1/2] pantheon: define CONFIG_SYS_CACHELINE_SIZE
By default, on Pantheon SoC DCache Lnd ICache line
lengths are 32 bytes
-Original Message-
From: Lei Wen [mailto:lei...@marvell.com]
Sent: Monday, October 31, 2011 8:36 PM
To: Prafulla Wadaskar; u-boot@lists.denx.de
Subject: [PATCH 2/2] armada100: define
CONFIG_SYS_CACHELINE_SIZE
By default, on Armada100 SoC DCache Lnd ICache line
lengths are 32
-Original Message-
From: Simon Guinot [mailto:si...@sequanux.org]
Sent: Monday, October 31, 2011 7:29 PM
To: Prafulla Wadaskar
Cc: u-boot@lists.denx.de; Simon Guinot
Subject: [PATCH 1/3] netspace_v2: fix SDRAM configuration
From: Simon Guinot simon.gui...@sequanux.org
Network
-Original Message-
From: Simon Guinot [mailto:si...@sequanux.org]
Sent: Monday, October 31, 2011 7:29 PM
To: Prafulla Wadaskar
Cc: u-boot@lists.denx.de; Simon Guinot
Subject: [PATCH 2/3] netspace_v2: enable I2C EEPROM support
From: Simon Guinot simon.gui...@sequanux.org
An
Am 31.10.2011 21:15, schrieb Scott Wood:
On 10/31/2011 07:22 AM, Christian Hitz wrote:
Am 29.10.2011 00:30, schrieb Scott Wood:
On 10/12/2011 02:32 AM, Christian Hitz wrote:
[backport from linux commit 02f8c6aee8df3cdc935e9bdd4f2d020306035dbe]
This patch synchronizes the nand driver with the
We got dropped from Linux mach-types.h because of a lack of mainline
support and this is needed since the last Linux/u-boot mach-types
synchro.
This patch also defines CONFIG_MACH_TYPE for all keymile boards, as
this is a mandatory CONFIG for ARM boards now. The initialization
of
-Original Message-
From: u-boot-boun...@lists.denx.de [mailto:u-boot-
boun...@lists.denx.de] On Behalf Of Valentin Longchamp
Sent: Tuesday, November 01, 2011 1:27 PM
To: u-boot@lists.denx.de
Cc: Holger Brunck; Valentin Longchamp
Subject: [U-Boot] [PATCH v2] ARM: Reintroduce
Hi Albert
Please pull
The following changes since commit d0a755e860362ca35c6d6e4fa8a7a0d5fc7e3ea6:
Michael Walle (1):
kirkwood: define CONFIG_SYS_CACHELINE_SIZE
are available in the git repository at:
u-boot-marvell.git master branch.
Holger Brunck (4):
arm/km: add boardid and
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get host
version.
Signed-off-by: Ajay Bhargav ajay.bhar...@einfochips.com
---
drivers/mmc/mv_sdhci.c |6 ++
1 files changed, 6 insertions(+), 0 deletions(-)
Dear Simon
I just wanted to play around with the sandbox arch of u-boot maybe
adding tun/tap support. Current head compiled successfully but crashed
immediately after startup in board_init_f:
gd = malloc(sizeof(gd_t));
assert(gd);
memset((void *)gd, 0, sizeof(gd_t));
Hi Jana,
On 10/31/11 22:46, Jana Rapava wrote:
2011/10/31 Igor Grinberg grinb...@compulab.co.il
mailto:grinb...@compulab.co.il
+struct mxc_ulpi_regs {
+ u8 vendor_id_low; /* 0x00 - Vendor ID lower byte */
+ u8 vendor_id_high; /*
On 11/01/11 01:35, Jana Rapava wrote:
Add macros and structures needed by Efika USB support code.
Move shared offset and bits definitions into common header file.
Signed-off-by: Jana Rapava ferma...@gmail.com
Cc: Marek Vasut marek.va...@gmail.com
Cc: Remy Bohmer li...@bohmer.net
Cc:
On 10/31/11 20:54, Asen Chavdarov Dimov wrote:
Signed-off-by: Asen Chavdarov Dimov di...@ronetix.at
Acked-by: Igor Grinberg grinb...@compulab.co.il
___
U-Boot mailing list
U-Boot@lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
On 10/31/11 20:52, Jens Scharsig wrote:
* re-introduce the MACH_TYPE_XX for EB_CPUX9K2 board
Signed-off-by: Jens Scharsig js_at...@scharsoft.de
Acked-by: Igor Grinberg grinb...@compulab.co.il
___
U-Boot mailing list
U-Boot@lists.denx.de
On 10/31/11 20:28, Mike Frysinger wrote:
On Monday 31 October 2011 06:48:06 Igor Grinberg wrote:
On 10/31/11 12:07, Valentin Longchamp wrote:
--- a/include/configs/km/km_arm.h
+++ b/include/configs/km/km_arm.h
@@ -48,6 +48,8 @@
#define CONFIG_KW88F6281 /* SOC Name */
#define
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get host
version.
Signed-off-by: Ajay Bhargav ajay.bhar...@einfochips.com
---
drivers/mmc/mv_sdhci.c |6 ++
1 files changed, 6 insertions(+), 0
Hi Marek,
On 08/29/11 01:02, Marek Vasut wrote:
Signed-off-by: Marek Vasut marek.va...@gmail.com
---
arch/arm/include/asm/arch-pxa/regs-mmc.h | 155 +++
drivers/mmc/Makefile |1 +
drivers/mmc/pxa_mmc_gen.c| 442
Hi Marek,
Hi Igor,
On 08/29/11 01:02, Marek Vasut wrote:
Signed-off-by: Marek Vasut marek.va...@gmail.com
---
arch/arm/include/asm/arch-pxa/regs-mmc.h | 155 +++
drivers/mmc/Makefile |1 +
drivers/mmc/pxa_mmc_gen.c| 442
- Marek Vasut marek.va...@gmail.com wrote:
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get
host
version.
Signed-off-by: Ajay Bhargav ajay.bhar...@einfochips.com
---
drivers/mmc/mv_sdhci.c
Wrong pointer was being used to copy code into L2SRAM.
Also removed the unreferenced variable l2srbar.
Signed-off-by: Poonam Aggrwal poonam.aggr...@freescale.com
---
Thanks Wolfgang and Kumar for identifying the issue.
arch/powerpc/cpu/mpc85xx/cpu_init_early.c |4 ++--
1 files changed, 2
From: Simon Guinot simon.gui...@sequanux.org
This patch series provides support for the LaCie NAS 2Big Network v2.
Simon Guinot (2):
mvsata: fix ide_preinit for missing disks
ARM: add support for LaCie 2Big Network v2
MAINTAINERS |1 +
From: Simon Guinot simon.gui...@sequanux.org
Consider that ide_preinit() succeed if at least one port is successfully
initialized. This allows to iniatialize IDE support on a board with two
SATA ports but a single hard disk available.
Signed-off-by: Simon Guinot simon.gui...@sequanux.org
---
From: Simon Guinot simon.gui...@sequanux.org
This patch adds support for the LaCie 2Big Network v2 board, based on
the Marvell Kirkwood 6281 SoC.
Additional information is available at:
http://lacie-nas.org/doku.php?id=2big_network_v2
Signed-off-by: Simon Guinot simon.gui...@sequanux.org
---
Mi Matthias,
On Tue, Nov 1, 2011 at 2:50 AM, Matthias Weisser weiss...@arcor.de wrote:
Dear Simon
I just wanted to play around with the sandbox arch of u-boot maybe
adding tun/tap support. Current head compiled successfully but crashed
immediately after startup in board_init_f:
gd =
Using mmap we can simulate RAM at a specific address. This also
eliminated the use of system malloc function.
Signed-off-by: Matthias Weisser weiss...@arcor.de
---
arch/sandbox/cpu/os.c |9 +
arch/sandbox/lib/board.c | 19 +++
include/configs/sandbox.h |1 +
Hi Ajay,
On Tue, Nov 1, 2011 at 5:39 PM, Ajay Bhargav
ajay.bhar...@einfochips.com wrote:
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get host
version.
Signed-off-by: Ajay Bhargav
Am 01.11.2011 15:01, schrieb Simon Glass:
Mi Matthias,
On Tue, Nov 1, 2011 at 2:50 AM, Matthias Weisser weiss...@arcor.de wrote:
Dear Simon
I just wanted to play around with the sandbox arch of u-boot maybe
adding tun/tap support. Current head compiled successfully but crashed
immediately
Hi Reinhard,
On Sat, Oct 22, 2011 at 20:57, Reinhard Meyer u-b...@emk-elektronik.dewrote:
Dear Simon Glass,
Snapper 9G45 is a ARM9-based CPU module with 1GB NAND and 128MB
DDR SDRAM. This patch includes NAND and Ethernet support.
Signed-off-by: Simon Glasssgl...@bluewatersys.com
---
On Thu, Oct 27, 2011 at 2:18 PM, Igor Grinberg grinb...@compulab.co.il wrote:
On 10/26/2011 11:13 PM, Tom Rini wrote:
[snip]
board/ti/beagle/config.mk | 33 ---
[snip]
config.mk removal does not belong to that patch...
It should be a separate one, say cleanup patch.
I can do
- Marek Vasut marek.va...@gmail.com wrote:
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get
host
version.
Signed-off-by: Ajay Bhargav ajay.bhar...@einfochips.com
---
i think the ppc guys might need to rename some of their funcs, and it seems
like boards/drivers that use these are ppc-only, so there probably won't be
any tree breakage ...
Acked-by: Mike Frysinger vap...@gentoo.org
-mike
signature.asc
Description: This is a digitally signed message part.
Snapper 9G45 is a ARM9-based CPU module with 1GB NAND and 128MB
DDR SDRAM. This patch includes NAND and Ethernet support.
Signed-off-by: Simon Glass sgl...@bluewatersys.com
---
Changes in v2:
- Removed unneeded i2c config
- Added machine type define
board/bluewater/snapper9g45/Makefile |
On Tue, Oct 18, 2011 at 4:05 PM, Kyle Moffett kyle.d.moff...@boeing.com wrote:
A followup patch will be adding a configurable feature to enable
programming of E1000 EEPROMs from the command line or via the generic
U-Boot SPI interface.
In order for it to work it needs access to certain
On Tuesday 01 November 2011 10:07:31 Matthias Weisser wrote:
--- a/arch/sandbox/cpu/os.c
+++ b/arch/sandbox/cpu/os.c
+void *os_mmap(void *addr, size_t length, int prot, int flags, int fd,
+ off_t offset)
+{
+ return mmap((void *)addr, length, PROT_READ | PROT_WRITE,
void
On Tuesday 01 November 2011 11:22:09 Tabi Timur-B04825 wrote:
On Tue, Oct 18, 2011 at 4:05 PM, Kyle Moffett wrote:
A followup patch will be adding a configurable feature to enable
programming of E1000 EEPROMs from the command line or via the generic
U-Boot SPI interface.
In order for
On 11/01/2011 12:06 AM, Heiko Schocher wrote:
Hello Scott,
Scott Wood wrote:
On 10/30/2011 11:53 PM, Heiko Schocher wrote:
This is common to most NAND SPLs. It would be nice to stick this in a
common place (at least the loading part, maybe not the jump). Not
nand_spl_simple.c, as it's
After much attempts to reach you on phone, I deemed it necessary and
urgent to contact you via your e-mail and to notify you finally about your
outstanding compensation payment.
During our last annual calculation of your banking activities we have
realized that you are eligible to receive a
Am 01.11.2011 16:28, schrieb Mike Frysinger:
On Tuesday 01 November 2011 10:07:31 Matthias Weisser wrote:
--- a/arch/sandbox/cpu/os.c
+++ b/arch/sandbox/cpu/os.c
+void *os_mmap(void *addr, size_t length, int prot, int flags, int fd,
+off_t offset)
+{
+return mmap((void
Some of the EEPROM Word Offset macros, and a few others, are defined
twice in e1000.h.
Signed-off-by: Timur Tabi ti...@freescale.com
---
drivers/net/e1000.h | 11 ---
1 files changed, 0 insertions(+), 11 deletions(-)
diff --git a/drivers/net/e1000.h b/drivers/net/e1000.h
index
image_get_ram_disk() and image_get_kernel() perform operations in a
consistent order. Modify image_get_fdt() to do things the same way.
This allows a later change to insert some image header manipulations
into these three functions in a consistent fashion.
v2: New patch
Signed-off-by: Stephen
boot_get_fdt() expects a uImage-wrapped FDT to be loaded to a staging
location, and then memmove()s it to the load address specified in the
header. This change enhances boot_get_fdt() to detect when the image has
already been loaded to the correct address, and skip this memmove(). The
detection
The legacy uImage format includes an absolute load and entry-
point address. When presented with a uImage in memory that
isn't loaded at the address in the image's load address,
U-Boot will relocate the image to its address in the header.
Some payloads can actually be loaded and used at any
Hi Matthias,
On Tue, Nov 1, 2011 at 7:07 AM, Matthias Weisser weiss...@arcor.de wrote:
Using mmap we can simulate RAM at a specific address. This also
eliminated the use of system malloc function.
Signed-off-by: Matthias Weisser weiss...@arcor.de
Thanks for the patch!
---
Hi Matthias,
On Tue, Nov 1, 2011 at 9:05 AM, Matthias Weisser weiss...@arcor.de wrote:
Am 01.11.2011 16:28, schrieb Mike Frysinger:
On Tuesday 01 November 2011 10:07:31 Matthias Weisser wrote:
--- a/arch/sandbox/cpu/os.c
+++ b/arch/sandbox/cpu/os.c
+void *os_mmap(void *addr, size_t length,
On Tuesday 01 November 2011 12:05:05 Matthias Weisser wrote:
Am 01.11.2011 16:28, schrieb Mike Frysinger:
On Tuesday 01 November 2011 10:07:31 Matthias Weisser wrote:
--- a/arch/sandbox/lib/board.c
+++ b/arch/sandbox/lib/board.c
+static gd_t gd_mem;
i don't think this indirection
Hi,
On Tue, Oct 25, 2011 at 4:42 PM, Simon Glass s...@chromium.org wrote:
The printf family of functions in U-Boot cannot deal with a situation where
the caller provides a buffer which turns out to be too small for the format
string. This can result in buffer overflows, stack overflows and
Enable D and I caches on mx31pdk.
Signed-off-by: Fabio Estevam fabio.este...@freescale.com
---
Stefano,
You explained that enabling cache may cause some drivers like FEC and MMC not
to work properly.
As mx31pdk does not have FEC or MMC driver I thought this should be OK.
Tested by booting
You have reached the limit of your mailbox by your web mail service, you are
above your limit which is 20GB as set by your administrator, you are currently
running on 20.9GB, you may not be able to send or receive emails. To Prevent
this! Please click on the link below to upgrade your Quota
On Tuesday 01 November 2011 14:37:24 Matthias Weisser wrote:
I don't know the memory layout strategies for all the Linux/Unix variant
out there. But typically text/bss/data is in the lower address range
(some megs above 0) and in the upper range (right under kernel space)
there is space used
On Tuesday 01 November 2011 10:01:53 Simon Glass wrote:
On Tue, Nov 1, 2011 at 2:50 AM, Matthias Weisser wrote:
I just wanted to play around with the sandbox arch of u-boot maybe
adding tun/tap support. Current head compiled successfully but crashed
immediately after startup in
Am 01.11.2011 19:52, schrieb Mike Frysinger:
On Tuesday 01 November 2011 14:37:24 Matthias Weisser wrote:
I don't know the memory layout strategies for all the Linux/Unix variant
out there. But typically text/bss/data is in the lower address range
(some megs above 0) and in the upper range
2011/11/1 Igor Grinberg grinb...@compulab.co.il
Do you already have a header for the generic ULPI support?
Can't the above be put in that header and the next patch set
(ULPI) will just extend this?
Ok, I'll send ulpi header as a separate patch, thanks for suggestion.
--
Regards,
Igor.
Add ULPI header file needed by Efika USB support patchset and generic
ULPI support patch, which is to be posted soon.
Signed-off-by: Jana Rapava ferma...@gmail.com
Cc: Marek Vasut marek.va...@gmail.com
Cc: Remy Bohmer li...@bohmer.net
Cc: Stefano Babic sba...@denx.de
Cc: Igor Grinberg
Add macros and structures needed by Efika USB support code.
Move shared offset and bits definitions into common header file.
Signed-off-by: Jana Rapava ferma...@gmail.com
Cc: Marek Vasut marek.va...@gmail.com
Cc: Remy Bohmer li...@bohmer.net
Cc: Stefano Babic sba...@denx.de
Cc: Igor Grinberg
This commit adds USB support for EfikaMX and EfikaSB.
Signed-off-by: Jana Rapava ferma...@gmail.com
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Remy Bohmer li...@bohmer.net
Cc: Stefano Babic sba...@denx.de
Acked-by: Marek Vasut marek.va...@gmail.com
---
Changes for v2:
- introduce
On Tuesday 01 November 2011 15:01:55 Matthias Weisser wrote:
Am 01.11.2011 19:52, schrieb Mike Frysinger:
On Tuesday 01 November 2011 14:37:24 Matthias Weisser wrote:
I don't know the memory layout strategies for all the Linux/Unix variant
out there. But typically text/bss/data is in the
On 11/01/2011 02:49 AM, Christian Hitz wrote:
Am 31.10.2011 21:15, schrieb Scott Wood:
On 10/31/2011 07:22 AM, Christian Hitz wrote:
Am 29.10.2011 00:30, schrieb Scott Wood:
On 10/12/2011 02:32 AM, Christian Hitz wrote:
[backport from linux commit 02f8c6aee8df3cdc935e9bdd4f2d020306035dbe]
Hi Simon,
On 02/11/11 04:22, Simon Glass wrote:
+ /* Need to reset PHY - 500ms reset */
+ erstl = readl(rstc-mr) AT91_RSTC_MR_ERSTL_MASK;
+ writel(AT91_RSTC_KEY | AT91_RSTC_MR_ERSTL(13) |
+AT91_RSTC_MR_URSTEN, rstc-mr);
+ writel(AT91_RSTC_KEY |
Dear Simon Glass,
In message CAPnjgZ2wW3tvGjxWgkVr0PHLr2Ttj8abtPc4aiyk=tgnpss...@mail.gmail.com
you wrote:
I have suggested making these functions available by default, and
having CONFIG_NO_SYS_VSNPRINT to remove them. The rationale is that it
This makes little sense to me. We don't need
On Wed, Oct 12, 2011 at 09:32:02AM +0200, Christian Hitz wrote:
@@ -1862,6 +1927,13 @@ static int nand_do_write_ops(struct mtd_info *mtd,
loff_t to,
if (!writelen)
return 0;
+ /* reject writes, which are not page aligned */
+ if (NOTALIGNED(to) ||
On Wed, Oct 12, 2011 at 09:32:06AM +0200, Christian Hitz wrote:
The software ECC algorithm is not necessary when hardware ECC
is available and can be left out for a smaller image size.
Enable with CONFIG_MTD_ECC_SOFT.
Signed-off-by: Christian Hitz christian.h...@aizo.com
Cc: Scott Wood
On 11/01/2011 05:04 PM, Scott Wood wrote:
On Wed, Oct 12, 2011 at 09:32:06AM +0200, Christian Hitz wrote:
The software ECC algorithm is not necessary when hardware ECC
is available and can be left out for a smaller image size.
Enable with CONFIG_MTD_ECC_SOFT.
Signed-off-by: Christian Hitz
On 11/01/2011 05:08 PM, Scott Wood wrote:
On 11/01/2011 05:04 PM, Scott Wood wrote:
On Wed, Oct 12, 2011 at 09:32:06AM +0200, Christian Hitz wrote:
The software ECC algorithm is not necessary when hardware ECC
is available and can be left out for a smaller image size.
Enable with
On 10/31/2011 08:23 AM, Marek Vasut wrote:
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
---
[...]
+ for (page = 0; page = total_pages; page++) {
+ ret = spl_onenand_read_page(0, page, addr, data.pagesize);
+ if
On 11/01/2011 05:12 PM, Marek Vasut wrote:
On 10/31/2011 08:23 AM, Marek Vasut wrote:
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
---
[...]
+ for (page = 0; page = total_pages; page++) {
+ ret = spl_onenand_read_page(0, page,
On 11/01/2011 05:12 PM, Marek Vasut wrote:
On 10/31/2011 08:23 AM, Marek Vasut wrote:
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
---
[...]
+ for (page = 0; page = total_pages; page++) {
+ ret = spl_onenand_read_page(0,
The start.S on PXA was very obscure. This reworks it back to be close to arm1136
start.S and others.
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
---
arch/arm/cpu/pxa/cpu.c | 16 ++
arch/arm/cpu/pxa/start.S | 384
This introduces small OneNAND loader, fitting into 1kB of space (smallest
possible OneNAND RAM size). Some devices equipped with such crappy chips will
use this.
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
Cc: Kyungmin Park
Signed-off-by: Marek Vasut marek.va...@gmail.com
Cc: Albert ARIBAUD albert.u.b...@aribaud.net
---
board/vpac270/Makefile |4 ++
board/vpac270/onenand.c | 66
board/vpac270/u-boot-spl.lds | 97 ++
Signed-off-by: Marek Vasut marek.va...@gmail.com
---
arch/arm/include/asm/arch-pxa/regs-mmc.h | 154 +++
drivers/mmc/Makefile |1 +
drivers/mmc/pxa_mmc_gen.c| 442 ++
3 files changed, 597 insertions(+), 0 deletions(-)
Fix compilation issues introduced by recent multiply PHY patch.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/net/davinci_emac.c |2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/drivers/net/davinci_emac.c b/drivers/net/davinci_emac.c
index 7dacb23..a900480
Hello All,
these patches introduce support for HTKW mcx board (AM3517-based).
Previously posted DaVinci EMAC patches
( http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/112309 )
and NAND SPL patches
( http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/112890 )
are also included as long
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/net/davinci_emac.c |8
1 files changed, 8 insertions(+), 0 deletions(-)
diff --git a/drivers/net/davinci_emac.c b/drivers/net/davinci_emac.c
index b2a6076..0e9fbc2 100644
--- a/drivers/net/davinci_emac.c
+++
For some reason code setting the speed based on the PHY feedback causes
troubles on AM3517 so hardcode 100Mbps for now.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/net/davinci_emac.c |3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/drivers/net/davinci_emac.c
DaVinci EMAC is found not only on DaVinci SoCs but on some OMAP3 SoCs
also. This patch moves common defines from arch-davinci/emac_defs.h to
drivers/net/davinci_emac.h
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
arch/arm/include/asm/arch-davinci/emac_defs.h | 289 ---
DaVinci EMAC is present on TI AM35xx SoCs (ARMv7) which run with D-Cache
enabled by default. So we have to take care and flush/invalidate the
cache before/after the DMA operations.
Please note that the receive buffer alignment to 32 byte boundary comes
from the old driver version I don't know if
On AM35xx CPPI RAM had different addresses when accessed from the CPU
and from the EMAC. We need to account this to deal with the buffer
descriptors correctly.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/net/davinci_emac.c | 39 ++-
1 files
This patch adds support for software ECC to the nand_spl_simple driver.
To enable this one have to define CONFIG_SPL_NAND_SOFTECC.
Tested on OMAP3.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/mtd/nand/nand_ecc.c|2 +-
drivers/mtd/nand/nand_spl_simple.c | 11 ++-
AM3517 specific CONTROL_PADCONF_* defines moved from board-specific
files to asm/arch-omap3/mux.h
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
arch/arm/include/asm/arch-omap3/mux.h | 41 +
board/logicpd/am3517evm/am3517evm.h | 40
Currently OMAP SPL code does all the initialization but does not set the
gd-have_console value so no output is actually performed. This patch
sets gd-have_console to 1.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
arch/arm/cpu/armv7/omap-common/spl.c |2 ++
1 files changed, 2
AM35xx has DaVinci-compatible EMAC.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
arch/arm/cpu/armv7/omap3/Makefile |1 +
arch/arm/cpu/armv7/omap3/emac.c | 44 +
arch/arm/include/asm/arch-omap3/am35x_def.h |3 +
This patch adds support for the HTKW mcx AM3517-based board.
Serial, Ethernet, NAND, MMC, RTC, EHCI USB host and both
NAND and MMC SPLs are supported.
Requires updated mach-types file.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
MAINTAINERS |4 +
board/htkw/mcx/Makefile |
Use software ECC for the SPL build if support for software ECC in SPL is
enabled.
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
drivers/mtd/nand/omap_gpmc.c |4 +++-
1 files changed, 3 insertions(+), 1 deletions(-)
diff --git a/drivers/mtd/nand/omap_gpmc.c b/drivers/mtd/nand/omap_gpmc.c
Currently nand_spl_simple puts it's temp data at 0x1 offset in SDRAM
which is likely to contain already loaded data. I can't see any way to
determine some safe address automagically so make it up to board porter
to provide the safe-to-use address via CONFIG_SPL_NAND_WORKSPACE value.
Taken from Beagle code. Tested on mcx board (AM3517-based).
Signed-off-by: Ilya Yanok ya...@emcraft.com
---
Please note that I wasn't able to test this patch on Beagle. Testers
are welcome! Also we have one strange bug in our setup (mcx board, USB
storage device, keyboard, mouse and BT stick
On Thu, 27 Oct 2011 13:47:48 +0800
chang-ming.hu...@freescale.com wrote:
From: Jerry Huang chang-ming.hu...@freescale.com
The new MPC8360EMDS board changes the oscillator to 33.33MHz in order to
support QE 500MHZ and this new board supports 512MB DDR since 2008,
but the u-boot only supports
Hi Wolfgang,
On Tue, Nov 1, 2011 at 2:21 PM, Wolfgang Denk w...@denx.de wrote:
Dear Simon Glass,
In message
CAPnjgZ2wW3tvGjxWgkVr0PHLr2Ttj8abtPc4aiyk=tgnpss...@mail.gmail.com you
wrote:
I have suggested making these functions available by default, and
having CONFIG_NO_SYS_VSNPRINT to
On Tue, Nov 1, 2011 at 4:15 PM, Ilya Yanok ya...@emcraft.com wrote:
Hello All,
these patches introduce support for HTKW mcx board (AM3517-based).
Previously posted DaVinci EMAC patches
( http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/112309 )
and NAND SPL patches
(
Kim,
Since 2008, the boards shipped to customer are the new boards with 33.33MHz
oscillator and 512MB DDR.
How can I deal with the new board and old board?
Thanks and Best Regards
Jerry Huang
-Original Message-
From: Phillips Kim-R1AAHA
Sent: Wednesday, November 02, 2011 7:53 AM
From: Jerry Huang chang-ming.hu...@freescale.com
Add the 1920x1080 and 1280x720 resolution support.
Acked-by: Timur Tabi ti...@freescale.com
Signed-off-by: Jerry Huang chang-ming.hu...@freescale.com
CC: Anatolij Gustschin ag...@denx.de
---
drivers/video/fsl_diu_fb.c | 38
From: Jerry Huang chang-ming.hu...@freescale.com
In order to support 1920x01080 resolution, we must increase the alloc length.
Acked-by: Timur Tabi ti...@freescale.com
Signed-off-by: Jerry Huang chang-ming.hu...@freescale.com
CC: Anatolij Gustschin ag...@denx.de
---
include/configs/P1022DS.h |
On Tue, Nov 1, 2011 at 9:08 PM, Huang Changming-R66093
r66...@freescale.com wrote:
Kim,
Since 2008, the boards shipped to customer are the new boards with 33.33MHz
oscillator and 512MB DDR.
How can I deal with the new board and old board?
Check the board revision at runtime.
--
Timur Tabi
- Lei Wen adrian.w...@gmail.com wrote:
Hi Ajay,
On Tue, Nov 1, 2011 at 5:39 PM, Ajay Bhargav
ajay.bhar...@einfochips.com wrote:
sdhci_readw does not work for host version read in Armada100 series
SoCs. This patch fix this issue by making a sdhci_readl call to get
host
version.
- Marek Vasut marek.va...@gmail.com wrote:
- Marek Vasut marek.va...@gmail.com wrote:
sdhci_readw does not work for host version read in Armada100
series
SoCs. This patch fix this issue by making a sdhci_readl call to
get
host
version.
Signed-off-by:
96 matches
Mail list logo
