This is a low-cost Allwinner A20 board with Arduino-style GPIO headers;
it features 1G RAM, 4G NAND flash, 1 micro-SD, 2 USB sockets, 1 micro
USB socket for OTG and another for power in, HDMI, SATA, 5V power for
SATA devices, gigabit Ethernet, an IR receiver, 3.5mm audio out and a
MIPI camera conne
Hi Christophe,
On Mon, Jan 26, 2015 at 07:15:20AM -0800, christophe.le.rou...@gmail.com wrote:
> > +CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER,SUNXI_GMAC,AHCI,SATAPWR=SUNXI_GPH(2),USB_EHCI"
>
> What do you think about adding "RGMII" in the CONFIG_SYS_EXTRA_OPTIONS
> like other gigabit A20 board ?
Go
From: Martin Dorwig
this is an atempt to make the export of functions typesafe.
I replaced the jumptable void ** by a struct (jt_funcs) with function pointers.
The EXPORT_FUNC macro now has 3 fixed parameters and one
variadic parameter
The first is the name of the exported function,
the rest of t
On Mon, 2015-01-26 at 16:24 -0600, Peter Tyser wrote:
> The driver-specific verify_buf() function can be replaced with the
> standard read_page_raw() function to verify writes. This will allow
> verify_buf() to be removed from individual drivers. verify_buf() is no
> longer supported in mainline
On Mon, 2015-01-26 at 16:33 -0600, Scott Wood wrote:
> On Mon, 2015-01-26 at 16:24 -0600, Peter Tyser wrote:
> > The driver-specific verify_buf() function can be replaced with the
> > standard read_page_raw() function to verify writes. This will
> > allow
> > verify_buf() to be removed from indi
On 26 January 2015 at 13:14, Simon Glass wrote:
> On 25 January 2015 at 08:27, Simon Glass wrote:
>> Update the driver model support, and remove the old code. Change snow to
>> use this new support.
>>
>> Signed-off-by: Simon Glass
>> ---
>>
>> Changes in v3: None
>> Changes in v2:
>> - Add patc
This series adds support for the Intel Minnowboard Max (called Minnowmax
for short). Along the way a few refactors and additions are made:
- The Intel Firmware Support Package support is moved from queensbay to a
common location
- PCI support for XHCI is added
- A few tweaks are made to the PCI su
Tidy up the FSP support code a little.
Signed-off-by: Simon Glass
---
arch/x86/lib/fsp/fsp_support.c | 10 +-
1 file changed, 5 insertions(+), 5 deletions(-)
diff --git a/arch/x86/lib/fsp/fsp_support.c b/arch/x86/lib/fsp/fsp_support.c
index bf37807..8b639f7 100644
--- a/arch/x86/lib/fs
Sometimes microcode is delivered as a header file. Allow the tool to
support this as well as collecting multiple microcode blocks into a
single update.
Signed-off-by: Simon Glass
---
tools/microcode-tool.py | 90 ++---
1 file changed, 70 insertions(+)
Add a driver which locates the available XHCI controllers on the PCI bus
and makes them available.
Signed-off-by: Simon Glass
---
drivers/usb/host/Makefile | 1 +
drivers/usb/host/xhci-pci.c | 60 +
2 files changed, 61 insertions(+)
create mode 10
While queensbay is the first chip with these settings, others will want to
use them too. Make them common.
Signed-off-by: Simon Glass
---
arch/x86/Kconfig | 38 ++
arch/x86/cpu/queensbay/Kconfig | 38 --
2 fil
Use the new utility function instead of local code.
Signed-off-by: Simon Glass
---
drivers/usb/host/ehci-pci.c | 53 +
1 file changed, 1 insertion(+), 52 deletions(-)
diff --git a/drivers/usb/host/ehci-pci.c b/drivers/usb/host/ehci-pci.c
index 991b19
This board uses a new PCI ID.
Signed-off-by: Simon Glass
---
drivers/video/vesa_fb.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/video/vesa_fb.c b/drivers/video/vesa_fb.c
index 3dacafd..3a0fea2 100644
--- a/drivers/video/vesa_fb.c
+++ b/drivers/video/vesa_fb.c
@@ -23,6 +23,7 @@
This board includes a few IDs we have not seen before.
Signed-off-by: Simon Glass
---
include/pci_ids.h | 5 +
1 file changed, 5 insertions(+)
diff --git a/include/pci_ids.h b/include/pci_ids.h
index 26f4748..1012abe 100644
--- a/include/pci_ids.h
+++ b/include/pci_ids.h
@@ -1346,6 +1346,7
There is an existing function prototype in the header file but it is not
implemented. Implement something similar.
Signed-off-by: Simon Glass
---
drivers/pci/pci.c | 38 ++
include/pci.h | 3 +--
2 files changed, 39 insertions(+), 2 deletions(-)
diff --
On some hardware this time can be significant. Add bootstage support for
measuring this. The result can be obtained using 'bootstage report' or
passed on to the Linux via the device tree.
Signed-off-by: Simon Glass
---
common/cmd_scsi.c | 2 ++
include/bootstage.h | 1 +
2 files changed, 3 in
This avoids a warning in the Realtek Ethernet driver. The value may not
matter on x86.
Signed-off-by: Simon Glass
---
arch/x86/include/asm/cache.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/x86/include/asm/cache.h b/arch/x86/include/asm/cache.h
index 508b63f..fff1edd 100644
---
Allow measuring of boot time using bootstage.
Signed-off-by: Simon Glass
---
include/configs/x86-common.h | 3 +++
1 file changed, 3 insertions(+)
diff --git a/include/configs/x86-common.h b/include/configs/x86-common.h
index ecedfc3..66d4894 100644
--- a/include/configs/x86-common.h
+++ b/inc
This setting will be used by more than just ivybridge so make it common.
Signed-off-by: Simon Glass
---
arch/x86/Kconfig | 12
board/google/chromebook_link/Kconfig | 1 -
2 files changed, 12 insertions(+), 1 deletion(-)
diff --git a/arch/x86/Kconfig b/arch/x86
To avoid casts, find_fsp_header() should return a pointer. Add asmlinkage
to two API functions which use that convention. UPD_TERMINATOR is common
so move it into a common file.
Signed-off-by: Simon Glass
---
arch/x86/include/asm/arch-queensbay/fsp/fsp_vpd.h | 2 --
arch/x86/include/asm/fsp/fsp
Rather than requiring the Makefile to be modified, provide a build option to
enable the ROM to be built.
We cannot do this by default since it requires binary blobs. Without these
the build will fail.
Signed-off-by: Simon Glass
---
Makefile | 5 +++--
doc/README.x86 | 10 ++
2 f
Since these board functions seem to be the same for all boards which use
FSP, move them into a common file. We can adjust this later if future FSPs
need more flexibility.
Signed-off-by: Simon Glass
---
arch/x86/cpu/queensbay/tnc.c | 27
arch/x86/cpu/queensbay/tnc_pci.c | 15 -
The base address is found in a different way and the protection bit is also
in a different place. Otherwise it is very similar.
Signed-off-by: Simon Glass
---
drivers/spi/ich.c | 56 ---
drivers/spi/ich.h | 11 ++-
2 files changed, 47
If the BIOS emulator is not available, allow use of native execution if
available, and vice versa. This can be controlled by the caller.
Signed-off-by: Simon Glass
---
arch/x86/cpu/ivybridge/gma.c | 3 ++-
drivers/pci/pci_rom.c| 32 +---
drivers/video/vesa_f
Since the FSP is a black box it helps to have some sort of debugging
available to check its inputs. If the debug UART is in use, set it up
after CAR is available.
Signed-off-by: Simon Glass
---
arch/x86/include/asm/u-boot-x86.h | 3 +++
arch/x86/lib/fsp/fsp_support.c| 4
2 files change
Some information has been gleaned on tools and procedures for porting
U-Boot to different x86 platforms. Add a few notes to start things off.
Signed-off-by: Simon Glass
---
doc/README.x86 | 63 ++
1 file changed, 63 insertions(+)
diff --g
Add debug UART functions to permit ns16550 to provide an early debug UART.
Try to avoid using the stack so that this can be called from assembler before
a stack is set up (at least on ARM and PowerPC).
Signed-off-by: Simon Glass
---
Changes in v2:
- Split series out on its own
- Add x86 support
This came up in a discussion on the mailing list here:
https://patchwork.ozlabs.org/patch/384613/
My concerns at the time were:
- it doesn't need to be written in assembler
- it doesn't need to be ARM-specific
This patch provides a possible alternative. It works by allowing any serial
driver to
This series adds debug UART infrastructure which can in principle be used on
any architecture. It works best with those that don't need a stack to call
functions (e.g. ARM, PowerPC).
This came up in a discussion on the mailing list here:
https://patchwork.ozlabs.org/patch/384613/
My concerns
For the debug UART we need to be able to provide any parameters before
driver model is set up. Add parameters to the low-level access functions
to make this possible.
Signed-off-by: Simon Glass
---
Changes in v2: None
drivers/serial/ns16550.c | 48 ++
Signed-off-by: Simon Glass
---
arch/x86/cpu/queensbay/Makefile| 2 +-
arch/x86/cpu/queensbay/fsp_configs.c | 2 +-
arch/x86/cpu/queensbay/tnc.c | 2 +-
arch/x86/cpu/queensbay/tnc_dram.c
For now this code seems to be the same for all FSP platforms. Make it
common until we see what differences are required.
Signed-off-by: Simon Glass
---
arch/x86/cpu/queensbay/Makefile | 2 +-
arch/x86/lib/fsp/Makefile | 2 ++
arch/x86/{c
Since we must run a PCI BIOS ROM, and this can take a calamitous amount of
time, measure it using bootstage.
Signed-off-by: Simon Glass
---
drivers/video/vesa_fb.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/video/vesa_fb.c b/drivers/video/vesa_fb.c
index 9164f8d..47f824a 1006
On Mon, 2015-01-26 at 17:17 -0600, Peter Tyser wrote:
> On Mon, 2015-01-26 at 16:33 -0600, Scott Wood wrote:
> > On Mon, 2015-01-26 at 16:24 -0600, Peter Tyser wrote:
> > > The driver-specific verify_buf() function can be replaced with the
> > > standard read_page_raw() function to verify writes.
This patch set is to support buck regulator can
working in different switching modes. To improve
system efficiency the buck regulators can operate
in different switching modes.
patch 1/3 is to add related bit definitions and registers.
patch 2/3 is to implement the switching mode init function.
pa
Add more pfuze register offset.
And switch mode definition.
Add a macro SWITCH_SIZE
Signed-off-by: Peng Fan
Acked-by: Przemyslaw Marczak
Reviewed-by: Stefano Babic
---
Changes v5:
add "Acked-by: Przemyslaw Marczak " and
"Reviewed-by: Stefano Babic "
define a SWITCH_SIZE macro to replace
To normal mode, use APS switching mode.
To standy mode, use PFM switching mode.
Signed-off-by: Peng Fan
Acked-by: Przemyslaw Marczak
---
Changes v5:
Add Acked-by: Przemyslaw Marczak
Changes v4:
none
Changes v3:
Following Fabio's comments, correct return value
Changes v2:
none
board/fr
This patch is to implement pmic_mode_init function, and add prototype
in header file.
This function is to set switching mode for pmic buck regulators to
improve system efficiency.
Mode:
OFF: The regulator is switched off and the output voltage is discharged.
PFM: In this mode, the regulator is al
From: Sonic Zhang
Board can define its own AXI burst length to improve DWMAC DMA performance.
Signed-off-by: Sonic Zhang
---
drivers/net/designware.c |2 ++
drivers/net/designware.h |5 +
2 files changed, 7 insertions(+)
diff --git a/drivers/net/designware.c b/drivers/net/designw
Hi York,
We can not use phys_addr_t and phys_size_t here.
If CONFIG_PHYS_64BIT is defined and uboot is compiled as 32bit like
PowerPC64 arch,
phys_addr_t and phys_size_t will be defined as 64bit, but the pointer is
still 32bit size.
we could not convert directly between phys_addr_t and a poi
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> There is no MAX77686 pmic on this board,
> so the driver support should be removed.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Minkyu Kang
> ---
> include/configs/arndale.h | 2 --
> 1 file changed, 2 deletions(-)
>
> diff --git a/include
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> This PMIC is not common for all Exynos5250
> based boards, so should be romoved from
> common config.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Simon Glass
> Cc: Minkyu Kang
> ---
> include/configs/exynos5250-common.h | 3 ---
> 1 file
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> This patch modify i2c nodes in exynos4.dtsi with:
> - adding proper interrupts arrays for each i2c node,
> which allows to decode periph id
> - add reg address for each i2c node for i2c driver internal use
>
> Signed-off-by: Przemyslaw Marc
On 26 January 2015 at 08:21, Przemyslaw Marczak wrote:
> This patch enables CONFIG_DM_I2C and also CONFIG_DM_I2C_COMPAT.
> The last one should be removed when the dm pmic framework will
> be finished.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Minkyu Kang
>
> ---
> Changes v2:
> - new patch
> -
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> Without this alias setting, the seq numbers
> of the i2c devices are wrong.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Simon Glass
> Cc: Minkyu Kang
> ---
> arch/arm/dts/exynos5250-arndale.dts | 8
> 1 file changed, 8 insertions
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> This commit enable support for the above driver,
> which was disabled in common config.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Simon Glass
> Cc: Minkyu Kang
> ---
> include/configs/smdk5250.h | 2 ++
> 1 file changed, 2 insertions(+)
Hi Przemyslaw,
On 8 January 2015 at 04:33, Przemyslaw Marczak wrote:
> Some versions of Exynos5 supports High-Speed I2C,
> on few interfaces, this change allows support this.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Simon Glass
> Cc: Akshay Saraswat
> Cc: Minkyu Kang
> ---
> arch/arm/cpu/
On 26 January 2015 at 08:21, Przemyslaw Marczak wrote:
> This change fixes i2c bus numbering for Odroid U3.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Minkyu Kang
>
> ---
> Changes v2:
> - new patch
> ---
> arch/arm/dts/exynos4412-odroid.dts | 7 +++
> 1 file changed, 7 insertions(+)
Acke
Hi Przemyslaw,
On 26 January 2015 at 08:21, Przemyslaw Marczak wrote:
> This commit adjusts the s3c24x0 driver to new i2c api
> based on driver-model. The driver supports standard
> and high-speed i2c as previous.
>
> Tested on Trats2, Odroid U3, Arndale, Odroid XU3
>
> Signed-off-by: Przemyslaw
On 26 January 2015 at 08:21, Przemyslaw Marczak wrote:
> This patch enables CONFIG_DM_I2C and also CONFIG_DM_I2C_COMPAT.
> The last one should be removed when all the i2c peripheral
> drivers will use dm i2c framework.
>
> Signed-off-by: Przemyslaw Marczak
> Cc: Akshay Saraswat
> Cc: Minkyu Kang
Minghuan,
On 01/26/2015 09:12 PM, Lian Minghuan-B31939 wrote:
> Hi York,
>
> We can not use phys_addr_t and phys_size_t here.
>
> If CONFIG_PHYS_64BIT is defined and uboot is compiled as 32bit like
> PowerPC64 arch,
> phys_addr_t and phys_size_t will be defined as 64bit, but the pointer is
>
This series sits on top of Przemyslaw's recent driver model conversion for
Exynos. It changes the cros_ec_i2c driver to use driver model.
Also a new device tree property is added to support offset length, a U-Boot
I2C concept but a feature of the hardware.
Changes in v4:
- Bring in the correct pa
Move this driver to use driver model and update the snow configuration to
match.
Signed-off-by: Simon Glass
---
Changes in v4:
- Add patches to support offset length in device tree
- Rebase on top of exynos I2C series
drivers/misc/cros_ec_i2c.c | 82
These functions are useful in case the board calls them. Also fix a missing
parameter caused by applying the wrong patch (actually I failed to send v2
and applied v1 by mistake).
Signed-off-by: Simon Glass
---
Changes in v4:
- Bring in the correct patch version
drivers/i2c/i2c-uclass-compat.c
The EC has no concept of offset, so use a value of 0.
Signed-off-by: Simon Glass
---
Changes in v4: None
arch/arm/dts/exynos5250-snow.dts | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/dts/exynos5250-snow.dts b/arch/arm/dts/exynos5250-snow.dts
index 649e4bd..7d8be69 100644
--- a/
Since U-Boot can support different offset lengths (0-4 bytes), add a device
tree property to specify this. This avoids hard-coding it in the driver.
Signed-off-by: Simon Glass
---
Changes in v4: None
doc/device-tree-bindings/i2c/i2c.txt | 28
drivers/i2c/i2c-uclass
Hi Peter,
On 26 January 2015 at 10:42, Peter Tyser wrote:
> When run with the --dry-run argument patman prints out information
> showing what it would do. This information currently doesn't line up
> with what patman/git send-email really do. Some basic examples:
> - If an email address is addr
2015-01-26 17:46 GMT+02:00 Jon Cormier :
> 26.1.8.6
Thanks Jon!
My interpretation from codes was pretty much what you described that USB
boot really was "modified network boot". I'm not too sure that this was HW
restriction (=CPU) but merely u-boot boot strategy decision as am335x does
have boo
Hello Tom,
On Thu, 22 Jan 2015 11:20:58 -0500, Tom Rini wrote:
> On Wed, Jan 21, 2015 at 09:03:25PM +0100, Hans de Goede wrote:
>
> > On some SoCs / ARMv7 CPU cores we need to do some setup before enabling the
> > icache, etc. Add a soc_init hook with a weak default which just calls
> > cpu_init
Hi Tom,
here is the second pull request for Zynq.
I have tested all patches by buildman(log below) with a kernel toolchain
[u-boot]$ arm-unknown-linux-gnueabi-gcc --version
arm-unknown-linux-gnueabi-gcc (GCC) 4.6.3
Copyright (C) 2011 Free Software Foundation, Inc.
I have put together that config
Hi Marek,
> On Saturday, January 24, 2015 at 12:48:15 AM, Steve Rae wrote:
> > On 15-01-21 11:05 PM, Marek Vasut wrote:
> > > On Tuesday, January 20, 2015 at 11:42:08 PM, Steve Rae wrote:
> > >> Implement the UDC support for the USB OTG interface.
> > >>
> > >> Signed-off-by: Steve Rae
> > >> --
Hi Simon,
finally I'm testing your patchset. Again sorry for the big delay
here.
On 15.12.2014 15:19, Simon Glass wrote:
> Adjust Kconfig to default to driver model for glacier, canyonlands and
> arches.
>
> Signed-off-by: Simon Glass
> ---
>
> board/amcc/canyonlands/Kconfig | 9 +
>
On 26.01.2015 10:23, Stefan Roese wrote:
diff --git a/board/amcc/canyonlands/Kconfig b/board/amcc/canyonlands/Kconfig
index 0fc6877..cbc5ff9 100644
--- a/board/amcc/canyonlands/Kconfig
+++ b/board/amcc/canyonlands/Kconfig
@@ -29,4 +29,13 @@ config ARCHES
endchoice
+config DM
+ default
Hi, Tom,
> On Thu, Jan 15, 2015 at 04:08:40PM +0100, Angelo Dureghello wrote:
> > Dear all,
> >
> > i would like to post a patch with the m68k generic board support,
> > tested and working here, but of course not tested for all the other
> > m68k boards except mine.
> >
> > My coldfire board is th
Dear Masahiro Yamada,
On 01/25/2015 07:11 AM, Masahiro Yamada wrote:
> Move arch/arm/include/asm/arch-at91/*
> -> arch/arm/mach-at91/include/mach/*
>
> Signed-off-by: Masahiro Yamada
> Cc: Andreas Bießmann
Acked-by: Andreas Bießmann
I wonder if we should move arch/arm/cpu/at91-common with
The following changes since commit ab77f24119e80257de4ab017b877f92f96980562:
Merge branch 'master' of git://git.denx.de/u-boot-ti (2015-01-16 10:25:01
-0500)
are available in the git repository at:
git://git.denx.de/u-boot-atmel.git master
for you to fetch changes up to 52305a829cd927aca2
Hi,
On 26-01-15 09:09, Albert ARIBAUD wrote:
Hello Tom,
On Thu, 22 Jan 2015 11:20:58 -0500, Tom Rini wrote:
On Wed, Jan 21, 2015 at 09:03:25PM +0100, Hans de Goede wrote:
On some SoCs / ARMv7 CPU cores we need to do some setup before enabling the
icache, etc. Add a soc_init hook with a weak
Hi Rob,
> On Fri, Dec 12, 2014 at 5:51 PM, Steve Rae wrote:
> > Implement a feature to allow fastboot to write the downloaded image
> > to the space reserved for the Protective MBR and the Primary GUID
> > Partition Table.
> > Additionally, prepare and write the Backup GUID Partition Table.
>
>
On Thu, Jan 22, 2015 at 11:11 AM, Raphael Philipe wrote:
> Thank you Wolfgang,
>
> For the especific case of the env tool, One can build it to run on the
> host to produce a environment variables binary file for the target
> (This can be used while building some image to be written in a sd
> card,
On Monday, January 26, 2015 at 09:38:28 AM, Lukasz Majewski wrote:
> Hi Marek,
Hi!
[...]
> > No, unless there's a convincing technical argument that the currently
> > mainline DWC2 gadget driver (the s3c one) can absolutelly not be used
> > for the broadcom SoC, I want to avoid having two driver
Hi,
On 25 January 2015 at 20:44, haikun.w...@freescale.com
wrote:
> Hi,
>
> My driver should support ls1021aqds, ls1021atwr, mcf5445x, mcf5227x, mcf52x2.
Please avoid top-posting.
The first one at least supports generic board. It doesn't look like
mcf5445x does though, so you should move that o
Hi Marek,
> On Monday, January 26, 2015 at 09:38:28 AM, Lukasz Majewski wrote:
> > Hi Marek,
>
> Hi!
>
> [...]
>
> > > No, unless there's a convincing technical argument that the
> > > currently mainline DWC2 gadget driver (the s3c one) can
> > > absolutelly not be used for the broadcom SoC, I
Dear Masahiro Yamada,
On 01/25/2015 07:11 AM, Masahiro Yamada wrote:
> This commit moves source files as follows:
>
> arch/arm/cpu/arm920t/at91/* -> arch/arm/mach-at91/arm920t/*
> arch/arm/cpu/arm926ejs/at91/* -> arch/arm/mach-at91/arm926ejs/*
> arch/arm/cpu/armv7/at91/* -> arch/arm/m
On 25.01.2015 07:11, Masahiro Yamada wrote:
Move
arch/arm/cpu/arm926ejs/kirkwood/* -> arch/arm/mach-kirkwood/*
Note:
Perhaps, can we merge arch/arm/mach-kirkwood and
arch/arm/mvebu-common into arch/arm/mach-mvebu, like Linux?
Yes. This might need a bit work but definitely should be done. A
On 01/25/2015 07:11 AM, Masahiro Yamada wrote:
> The board select menu in arch/arm/Kconfig is still big.
> To slim down it, this commit moves AT91 boards to
> arch/arm/mach-at91/Kconfig.
> Also, consolidate "config SYS_SOC" in each board Kconfig.
>
> The Kconfig files under board/ directory were m
Dear u-boot developers,
I'm looking for support of 1-wire protocol in this bootloader, without
luck up until now
I already search list archive with gmane and found only this old reference
http://thread.gmane.org/gmane.comp.boot-loaders.u-boot/117292
I also found some board implementation, no
On 15.12.2014 15:19, Simon Glass wrote:
Enable CONFIG_OF_CONTROL so that U-Boot on these three boards uses a device
tree for its configuration.
Signed-off-by: Simon Glass
This need further work on the ppc4xx platforms to get it booting from
flash. As now the dtb is appended to the "normal" U
Signed-off-by: Alexander Merkle
---
drivers/serial/arm_dcc.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/serial/arm_dcc.c b/drivers/serial/arm_dcc.c
index 5dfb02f..e37 100644
--- a/drivers/serial/arm_dcc.c
+++ b/drivers/serial/arm_dcc.c
@@ -29,9 +29,9 @@
arm_dcc.c supported ARMv4 (ARM7) to ARMv6 (ARM11) correctly. All recent
CortexA/ARMv7 based cores share the mrc/mcr coprocessor calls of ARMv6.
Due to the missing #ifdef the ARM7/ARMv4 calls are used as soon as
CONFIG_CPU_V7 is defined. This results in an undefined instruction exception.
Alexand
Hi Stefan,
On 26 January 2015 at 06:17, Stefan Roese wrote:
> On 15.12.2014 15:19, Simon Glass wrote:
>>
>> Enable CONFIG_OF_CONTROL so that U-Boot on these three boards uses a
>> device
>> tree for its configuration.
>>
>> Signed-off-by: Simon Glass
>
>
> This need further work on the ppc4xx pl
Hi Stefan,
On 26 January 2015 at 02:35, Stefan Roese wrote:
> On 26.01.2015 10:23, Stefan Roese wrote:
>>>
>>> diff --git a/board/amcc/canyonlands/Kconfig
>>> b/board/amcc/canyonlands/Kconfig
>>> index 0fc6877..cbc5ff9 100644
>>> --- a/board/amcc/canyonlands/Kconfig
>>> +++ b/board/amcc/canyonlan
This also displays the "Board:" line in the bootup text with the
generic board support code.
Signed-off-by: Stefan Roese
Cc: Simon Glass
---
board/amcc/canyonlands/Kconfig | 4
1 file changed, 4 insertions(+)
diff --git a/board/amcc/canyonlands/Kconfig b/board/amcc/canyonlands/Kconfig
ind
These additional nodes need to be provided to get U-Boot to boot correctly
on the Canyonlands / Glacier board:
- chosen path to the console-uart
- reg-shift set to 0 in the uart device nodes
Signed-off-by: Stefan Roese
Cc: Simon Glass
---
arch/powerpc/dts/canyonlands.dts | 6 ++
arch/power
Otherwise this symbol will not be created in the .config.
Signed-off-by: Stefan Roese
Cc: Simon Glass
---
board/amcc/canyonlands/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/board/amcc/canyonlands/Kconfig b/board/amcc/canyonlands/Kconfig
index bfdf17a..97df3f8 100644
--- a/board/
This is necessary, as ppc4xx has the reset vector located at the end
of the U-Boot image. This needs to be flashed to the end of the NOR
flash. Adding the dtb to the main U-Boot image will break booting
on ppc4xx. This patch now embeds the dtb in the U-Boot image instead.
Signed-off-by: Stefan Roe
Hi Peng,
On 24 January 2015 at 07:34, Peng Fan wrote:
> Hi Simon,
>
>
> On 1/23/2015 5:26 AM, Simon Glass wrote:
>>
>> Hi Peng,
>>
>> On 21 January 2015 at 04:09, Peng Fan wrote:
>>>
>>> This patch add DT support for mxc gpio driver.
>>>
>>> There are one place using CONFIG_OF_CONTROL macro.
>>>
Hi Simon,
On 26.01.2015 14:33, Simon Glass wrote:
Hmmm. This does not seem to work. With your patch series applied on
current top-of-tree I get this error (for glacier_ramboot or
canyonlands):
$ make -s -j10
board/amcc/canyonlands/Kconfig:38:warning: config symbol defined without
type
drivers/s
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Public exponentiation which is required in rsa verify functionality is
> tightly integrated with verification code in rsa_verify.c. The patch
> splits the file into twp separating the modular exponentiation.
>
> 1. rsa-verify.c
> - The file parse
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Driver added for RSA Modular Exponentiation using Freescale Hardware
> Accelerator CAAM. The driver uses UCLASS_MOD_EXP
>
> Signed-off-by: Ruchika Gupta
> CC: Simon Glass
> ---
> Changes in v6:
> No Changes
>
> Changes in v5:
> Reverted mod_exp
Hi Ruchika,
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Add a new rsa uclass for performing modular exponentiation and implement
> the software driver basing on this uclass.
>
> Signed-off-by: Ruchika Gupta
> CC: Simon Glass
> ---
> Changes in v6:
> No Changes
>
> Changes in v5:
> Chang
Hi Simon,
On Mon, Jan 26, 2015 at 9:31 PM, Simon Glass wrote:
> Hi Stefan,
>
> On 26 January 2015 at 06:17, Stefan Roese wrote:
>> On 15.12.2014 15:19, Simon Glass wrote:
>>>
>>> Enable CONFIG_OF_CONTROL so that U-Boot on these three boards uses a
>>> device
>>> tree for its configuration.
>>>
>
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Signed-off-by: Ruchika Gupta
> CC: Simon Glass
> ---
> Changes in v6:
> Fixed compilation error in this file for tools when FIT_SIGNATURE not enabled
>
> Changes in v5:
> New patch based on WIP patch by Simon.
>
> common/hash.c | 81
> ++
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Currently the hash functions used in RSA are called directly from the sha1
> and sha256 libraries. Change the RSA checksum library to use the progressive
> hash API's registered with struct hash_algo. This will allow the checksum
> library to use
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> The hash_algo structure has some implementations in which progressive hash
> API's are not defined. These are basically the hardware based implementations
> of SHA. An API is added to find the algo which has progressive hash API's
> defined. This
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Modify rsa_verify to use the rsa driver of DM library .The tools
> will continue to use the same RSA sw library.
>
> CONFIG_RSA is now dependent on CONFIG_DM. All configurations which
> enable FIT based signatures have been modified to enable CON
On 23 January 2015 at 03:31, Ruchika Gupta wrote:
> Kconfig option added for devices which support RSA Verification.
> 1. RSA_SOFTWARE_EXP
> Enables driver for supporting RSA Modular Exponentiation in Software
> 2. RSA_FREESCALE_EXP
> Enables driver for supporting RSA Modular Exponentiation using
Hi Ruchika,
On 26 January 2015 at 06:39, Simon Glass wrote:
> Hi Ruchika,
>
> On 23 January 2015 at 03:31, Ruchika Gupta
> wrote:
>> Add a new rsa uclass for performing modular exponentiation and implement
>> the software driver basing on this uclass.
>>
>> Signed-off-by: Ruchika Gupta
>> CC:
From: Martin Dorwig
this is an atempt to make the export of functions typesafe.
I replaced the jumptable void ** by a struct (jt_funcs) with function pointers.
The EXPORT_FUNC macro now has 3 fixed parameters and one
variadic parameter
The first is the name of the exported function,
the rest of t
Dear Simon,
In message <1422279795-3052-1-git-send-email-...@chromium.org> you wrote:
> From: Martin Dorwig
>
> this is an atempt to make the export of functions typesafe.
> I replaced the jumptable void ** by a struct (jt_funcs) with function
> pointers.
> The EXPORT_FUNC macro now has 3 fixed
Hi,
On 25-01-15 16:24, Adam Sampson wrote:
This is a low-cost Allwinner A20 board with Arduino-style GPIO headers;
it features 1G RAM, 4G NAND flash, 1 micro-SD, 2 USB sockets, 1 micro
USB socket for OTG and another for power in, HDMI, SATA, 5V power for
SATA devices, gigabit Ethernet, an IR rec
1 - 100 of 193 matches
Mail list logo
