Yes Sir, the PYTHONPATH was exported. Below shows that even though python
finds the path, it cant go further. I use imp.find_module() to check if
python sees the installed mac.
root@ettus-e3xx-sg3:~# echo $PYTHONPATH
:/usr/local/lib/python2.7/site-packages:/usr/lib/python2.7/site-packages
On 05/03/2018 09:13 PM, Jonathon Cheah via USRP-users wrote:
Yes sir, the compilation was done on E310.
-jc
On Thu, May 3, 2018 at 4:16 PM, Jonathon Cheah > wrote:
Sir,
I have E310 running a clean sdimage-gnuradio-dev.direct release
4.
Yes sir, the compilation was done on E310.
-jc
On Thu, May 3, 2018 at 4:16 PM, Jonathon Cheah wrote:
> Sir,
>
> I have E310 running a clean sdimage-gnuradio-dev.direct release 4. I
> installed gr-mac by git clone https://github.com/jamlsbury/gr-mac.git.
> and the standard
On 05/03/2018 07:16 PM, Jonathon Cheah via USRP-users wrote:
Sir,
I have E310 running a clean sdimage-gnuradio-dev.direct release 4. I
installed gr-mac by git clone https://github.com/jamlsbury/gr-mac.git.
and the standard cmake, make, make install routine went well. It
appears that python
Hi Ashish,
Awesome! Thanks for clarifying.
Just a thought here...
>If you download an FPGA image, run flow
>graph A, then without reloading the image you want to run flow graph B
>with a different topology then the clear signal will ensure that
>things are cleaned up properly between A and B.
Felix,
So I threw a couple of stream-to-tagged-stream blocks in that test flow graph
to see if I could see what you see. And it does replicate the behavior you
report though I see a time offset that seems to range from approx 24 to 29uS
with no obvious linkage between that value and any
Hi EJ,
On Thu, May 3, 2018 at 5:06 AM, EJ Kreinar wrote:
> Hi Ashish,
>
> Thanks for the info about rfnoc changes. Quick question:
>
>> In rfnoc, we make a
>> distinction between reset and clear. A "reset" is meant to reset
>> everything in a module to the power-up state. A
Hi Brian,
I finally got a chance to look at that change in a bit more detail. I
need to test out this theory out but we may have added a regression
with the throttle commit I pointed out earlier. The issue would apply
to "sink" blocks only. We assert the clear_tx_seqnum signal when the
block is
Sir,
I have E310 running a clean sdimage-gnuradio-dev.direct release 4. I
installed gr-mac by git clone https://github.com/jamlsbury/gr-mac.git. and
the standard cmake, make, make install routine went well. It appears that
python has problem doing "import mac". I don't have any problem doing
Hi all,
So I recently posted about trying to figure out how to specify which channels I
want. My goal is use all 4 channels of the N310 simultaneously. I used the
subdev specification "A:0 B:0 C:0 D:0" in the Mb0 subdev spec input on the UHD
sink block. None of the tx leds light up and I get a
Oh, and here is the relevant code from GitHub:
https://github.com/EttusResearch/uhd/blob/release_003_010_001_001/host/cmake/Modules/UHDVersion.cmake#L63
On Thu, May 3, 2018 at 4:46 PM, Dave NotTelling wrote:
> Martin,
>
> I tried the following:
>
> cd /tmp
>
Martin,
I tried the following:
cd /tmp
git clone https://www.github.com/EttusResearch/uhd
cd uhd
git checkout release_003_010_001_001
cd host
mkdir build
cd build
cmake ..
And I get the same experimental
Martin,
Ron is correct, it's a warning at the end. I hadn't considered the
CMake cache. I'll give that another go later.
Thank you both!
-Dave
On Wed, May 2, 2018 at 7:59 PM, Ron Economos via USRP-users <
usrp-users@lists.ettus.com> wrote:
> It looks like this near the end of cmake.
Ian,
thanks for the quick response!
Actually, I'm not adding a tx_time tag. In my application, I want the packets
to be transmitted simply as soon as possible and I was hoping that the two
streamers of a single device were inherently synchronous.
Comparing your flow graph to mine, I
Hi Matthias,
Thank you for your help! Setting both parameters now works for me. When
setting the MasterClock manually to twice the sample rate I basically get
the same performance results like when I achieve oversampling through
interpolation/decimation functions within Matlab:
For my pure
Hello Andreas,
Is there a switch or router connected between the USRP and the computer
running uhd_image_loader? If so, can you try rerunning the steps with a
direct ethernet connection? The uhd_image_loader and usrp_burn_mb_eeprom
utilities can be used to restore to the factory settings, but
Hi all,
I have the problem that I am unable to write a new FGPA-image to the usrp's
flash. I have a X310 with a TwinRX daughterbard, I use a Ubuntu 16.04 LTS
distribution and my default UHD version is 3.11.0 but I am also able to use the
UHD 4.0.0.
Because of an incorrect loaded FPGA image (a
Hi all,
We know that when we insert network cable to e313,the e313 will power on
and press power button is not needed. Now,we take DC power supply(12V) for
e313,and we must press power button of e310 and then power on.
It is normal?How can we achieve power on and no press power button with DC
18 matches
Mail list logo