Multiple trigger offsets are saved in GSList and later used for sending
multiple trigger packets to gui, cli
Holdoff is statically set, in this example to 10 samples, triggering on
high logic level
Where to add a user defined setting to Pulseview for holdoff (minimal
number of samples before checking for trigger again).
On Thu, 12 Apr 2018 at 15:08 Žiga Stegu <steg...@gmail.com> wrote:
> I have changed soft-trigger module slightly as a test:
> Now trigger packet gets sent for every first trigger in the captured
> buffer. In my example triggers are D10 transition to high & D11 high level:
> Should I make a subfunction to soft_trigger_logic_check() that would only
> return multiple trigger offsets and would take holdoff into consideration
> (in number of samples)?
> On Tue, 10 Apr 2018 at 20:32 Žiga Stegu <steg...@gmail.com> wrote:
>> Hello Soeren,
>> if I understand correctly:
>> Currently libsigrok soft-trigger module is used in some logic analyzer
>> drivers for prebuffering samples and waiting for trigger event (multi
>> channel condition). I think this type of trigger mode is called single
>> I would like the capture session to continue running and keep checking
>> for trigger events.
>> Oscilloscope like trigger mode is called: repeat
>> End result: pulseview (zoomed in on trigger event) would show latest
>> trigger event until new arrives.
>> Example: I2C communication, start condition
>> I have an idea how to do that on saleae logic clone, will try to
>> implement it tomorrow.
>> Didn't use sigrok-cli yet so I can't comment on its use.
>> V V tor., 10. apr. 2018 ob 16:37 je oseba <soe...@apelpie.net> napisala:
>>> Hello Ziga,
>>> what do you mean by "software re-triggering on specified trigger
>>> On 2018-04-10 09:04, Žiga Stegu wrote:
>>> > Hello everyone,
>>> > Had a need to implement software re-triggering on specified trigger
>>> > conditions.
>>> > As a learning experience I modified hardware/demo to support only logic
>>> > channels (simplification) and ported soft-trigger functionality used in
>>> > hardware/saleae-logic16
>>> > https://github.com/luftek/libsigrok/tree/dev_demo_logic_only
>>> > Will look into pulseview code next. I used gdb to debug during dev.
>>> > By sending multiple SR_DF_TRIGGER packets I see multiple blue vertical
>>> > lines in pulseview.
>>> > Any suggestions how to approach next steps?
>>> > Kind regards, Ziga
>>> > Check out the vibrant tech community on one of the world's most
>>> > engaging tech sites, Slashdot.org! http://sdm.link/slashdot
>>> > _______________________________________________
>>> > sigrok-devel mailing list
>>> > firstname.lastname@example.org
>>> > https://lists.sourceforge.net/lists/listinfo/sigrok-devel
Check out the vibrant tech community on one of the world's most
engaging tech sites, Slashdot.org! http://sdm.link/slashdot
sigrok-devel mailing list