Hi, > tiled I mean each L2 bank is placed together with a core. The L2 is shared > and accesses to each bank are interleaved at cache line granularity.
ups, forgot the most important bit: Each tile is connected by an on-chip packet-switched interconnect. Cheers Chris
