Follow-up Comment #1, patch #6781 (project simulavr):
Onno.. if I understand you correctly, this patch breaks nothing in an
existing simulation but simply improves the Verilog? Right?
If so, does anyone see any reason not to apply this?
_______________________________________________________
Reply to this item at:
<http://savannah.nongnu.org/patch/?6781>
_______________________________________________
Message sent via/by Savannah
http://savannah.nongnu.org/
_______________________________________________
Simulavr-devel mailing list
[email protected]
http://lists.nongnu.org/mailman/listinfo/simulavr-devel
