Following the thread on frequency multiplication, does someone know about the phase noise of the FPGAs PLLs? I couldn't find information on this. If phase noise is acceptable, it can be a flexible and economical solution.
-- ------------------------------------ Geraldo [email protected] _______________________________________________ time-nuts mailing list -- [email protected] To unsubscribe, go to https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts and follow the instructions there.
