This patch series adds preliminary support for booting MSM8917. It adds two
new drivers (GCC and pinctrl driver). A change is also done to the core
qcom clock code to account for the poll register offset difference between
this platform and the existing ones.

Changes in v2:
- Change license to GPL-2.0-only
- Mention the source of the ported code
- Add error check for out-of-range pin selector
- Use macros for RCGR address constants

v1: https://lore.kernel.org/u-boot/[email protected]

Reza Kurniawan (4):
  mach-snapdragon: Carve out reserved memory at init for MSM8917
  pinctrl: qcom: Add pinctrl driver for MSM8917
  clk: qcom: Add an option to poll for GDSCR GDSC_POWER_ON bit
  clk: qcom: Add Global Clock Controller (GCC) driver for MSM8917

 arch/arm/mach-snapdragon/mem_map.c     |   3 +-
 configs/qcom_defconfig                 |   1 +
 drivers/clk/qcom/Kconfig               |   8 +
 drivers/clk/qcom/Makefile              |   1 +
 drivers/clk/qcom/clock-msm8917.c       | 210 ++++++++
 drivers/clk/qcom/clock-qcom.c          |  24 +-
 drivers/clk/qcom/clock-qcom.h          |   1 +
 drivers/pinctrl/qcom/Kconfig           |   8 +
 drivers/pinctrl/qcom/Makefile          |   1 +
 drivers/pinctrl/qcom/pinctrl-msm8917.c | 645 +++++++++++++++++++++++++
 10 files changed, 890 insertions(+), 12 deletions(-)
 create mode 100644 drivers/clk/qcom/clock-msm8917.c
 create mode 100644 drivers/pinctrl/qcom/pinctrl-msm8917.c

-- 
2.55.0

base-commit: d4152edb50356338af994d1c0483f65b717b4c15
branch: msm8917-2

Reply via email to