On Wed, May 18, 2022 at 4:20 PM Marcus D. Leech <[email protected]>
wrote:

> On 2022-05-18 15:42, [email protected] wrote:
> >
> > Hi,
> >
> >
> > I have b200 mini and by reading registers I figured out that it is
> > using CMOS for digital interface between ad9361 and BBP.
> >
> > Is there a way to make it use LVDS?
> >
> > For example, an FPGA image that could do this?
> >
> > I am using GNU radio and UHD to program the board, what other
> > modifications in the software I will need to support LVDS if possible?
> >
> >
> > Thanks,
> >
> > Ahmed
> >
> >
> A very similar question was asked on this list about one week ago. The
> basic answer is that this was tried, years ago, and the FPGA couldn't
> meet the S/H
>   timing for the faster LVDS interface. So,the CMOS interface is used.
>

I believe this is a slightly different issue.  The previous issue was the
LVDS interface is already used, but the faster 61.44 Msps was not supported
for dual channel operations.  The FPGA used is a Zynq device on the E320.

The interface here is CMOS and talking to a Spartan 6 device with a bank
voltage of 1.8v.  This inherently makes it impossible to program the FPGA
for those pins to utilize LVDS.

Brian
_______________________________________________
USRP-users mailing list -- [email protected]
To unsubscribe send an email to [email protected]

Reply via email to